## SN54LVT652, SN74LVT652 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS

WITH 3-STATE OUTPUTS SCBS141E – MAY 1992 – REVISED JULY 1995

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Support Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (JT) DIPs

#### description

These bus transceivers and registers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT652 consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

SN74LVT652DB, DW, OR PW PACKAGE (TOP VIEW)										
OEAB [ A1 [ A2 [ A3 [ A4 [ A5 ]	1 2 3 4 5 6 7 8 9 10 11 12	23 22 21 20 19 18 17 16 15	V <sub>CC</sub> CLKBA SBA OEBA B1 B2 B3 B3 B4 B5 B6 B7 B8							

SN54LVT652 ... JT PACKAGE





NC - No internal connection

Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between real-time and stored data. A low input selects real-time data and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVT652.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated

#### SN54LVT652, SN74LVT652 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SCBS141E - MAY 1992 - REVISED JULY 1995

description (continued)

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input; therefore, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74LVT652 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT652 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74LVT652 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

	FUNCTION TABLE												
		INPU <sup>.</sup>	TS			DAT	a I/O†	OPERATION OR FUNCTION					
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	OPERATION OR FUNCTION					
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation					
L	Н	$\uparrow$	$\uparrow$	Х	х	Input	Input	Store A and B data					
х	Н	Ŷ	H or L	х	х	Input	Unspecified <sup>‡</sup>	Store A, hold B					
н	н	$\uparrow$	$\uparrow$	х‡	х	Input	Output	Store A in both registers					
L	Х	H or L	$\uparrow$	х	х	Unspecified <sup>‡</sup>	Input	Hold A, store B					
L	L	$\uparrow$	$\uparrow$	х	x‡	Output	Input	Store B in both registers					
L	L	Х	Х	х	L	Output	Input	Real-time B data to A bus					
L	L	Х	H or L	х	н	Output	Input	Stored B data to A bus					
н	н	Х	Х	L	х	Input	Output	Real-time A data to B bus					
н	Н	H or L	Х	н	х	Input	Output	Stored A data to B bus					
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus					

FUNCTION TABLE

<sup>†</sup> The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition of the clock inputs.

‡ Select control = L; clocks can occur simultaneously

Select control = H; clocks must be staggered in order to load both registers



SCBS141E - MAY 1992 - REVISED JULY 1995



#### Figure 1. Bus-Management Functions

Pin numbers shown are for the DB, DW, JT, and PW packages.



SCBS141E - MAY 1992 - REVISED JULY 1995

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and PW packages.



SCBS141E - MAY 1992 - REVISED JULY 1995



To Seven Other Channels

Pin numbers shown are for the DB, DW, JT, and PW packages.



SCBS141E - MAY 1992 - REVISED JULY 1995

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high state or power-off state, $V_{O}$ (see	
Current into any output in the low state, $I_0$ : SN54LVT652	,
SN74LVT652	
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVT652	48 mA
	64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DB package	e 0.65 W
DW packag	je 1.7 W
PW packag	e 0.7 W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

#### recommended operating conditions (see Note 4)

			SN54L	VT652	SN74L	VT652	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	EW	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		4	5.5		5.5	V
ЮН	High-level output current		(c)	-24		-32	mA
IOL	Low-level output current		)q	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	Y'	10		10	ns/V
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCBS141E - MAY 1992 - REVISED JULY 1995

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	-	SN	154LVT6	52	SN	74LVT6	52			
	1	EST CONDITIONS		MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
VIK	V <sub>CC</sub> = 2.7 V,	lj = –18 mA				-1.2			-1.2	V
	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I <sub>OH</sub> = –100 μA		V <sub>CC</sub> -(	).2		V <sub>CC</sub> -0	.2		
VOH VC	V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = – 8 mA		2.4						V
		I <sub>OH</sub> = - 24 mA		2						v
	V <sub>CC</sub> = 3 V	I <sub>OH</sub> = -32 mA					2			
	V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 100 μA				0.2			0.2	
VCC = 2.7 V	$v_{CC} = 2.7 v$	I <sub>OL</sub> = 24 mA				0.5			0.5	
\/		I <sub>OL</sub> = 16 mA				0.4			0.4	v
VOL	$V_{22} = 2V_{12}$	I <sub>OL</sub> = 32 mA			0.5			0.5	v	
	V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 48 mA		0.55						
		I <sub>OL</sub> = 64 mA				N:				
	V <sub>CC</sub> = 3.6 V,	$V_{I} = V_{CC} \text{ or } GND$	Controlinguto			±1			±1	
ų	$V_{CC} = 0 \text{ or MAX}^{\ddagger},$	VI = 5.5 V	Control inputs		Q.	10		1(	10	
	V <sub>CC</sub> = 3.6 V	VI = 5.5 V			6	20			20	μA
		VI = VCC	A or B ports§		5					
		V <sub>I</sub> = 0	1	2	2	-10			-10	
loff	V <sub>CC</sub> = 0,	$V_{\rm I}$ or $V_{\rm O} = 0$ to 4.5	5 V	R R					±100	μA
ha in		V <sub>I</sub> = 0.8 V	A or B ports	75			75			
l(hold)	V <sub>CC</sub> = 3 V	V <sub>I</sub> = 2 V	A OF B POILS	-75			-75			μA
IOZH	V <sub>CC</sub> = 3.6 V,	VO = 3 V				1			1	μΑ
IOZL	V <sub>CC</sub> = 3.6 V,	$V_{O} = 0.5 V$				-1			-1	μA
			Outputs high		0.13	0.19		0.13	0.19	
Icc	V <sub>CC</sub> = 3.6 V,	I <sub>O</sub> = 0,	Outputs low		8.8	12		8.8	12	mA
	$V_I = V_{CC}$ or GND	Outputs disabled		0.13	0.19		0.13	0.19		
$\Delta I_{CC}$ ¶	$V_{CC} = 3 V \text{ to } 3.6 V,$ Other inputs at $V_{CC}$ o	$_{C}$ = 3 V to 3.6 V, One input at V <sub>CC</sub> – 0.6 V, her inputs at V <sub>CC</sub> or GND				0.2			0.2	mA
Ci	V <sub>I</sub> = 3 V or 0				4.5			4.5		pF
C <sub>io</sub>	V <sub>O</sub> = 3 V or 0				11			11		pF

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. <sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

Unused terminals at V<sub>CC</sub> or GND

I This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.



### SN54LVT652, SN74LVT652 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SCBS141E - MAY 1992 - REVISED JULY 1995

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

				SN54LVT652				SN74LVT652				
				V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		3.3 V 3 V	V <sub>CC</sub> = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency		0	150	0	150	0	150	0	150	MHz	
tw	Pulse duration, CLK high or low				1.2		3.3		3.3		ns	
	Setup time, A or B before Data high			0	UIF.		1.2		1.2			
t <sub>su</sub>	CLKAB↑ or CLKBA↑	Data low		6.6			2		2.5		ns	
<sup>t</sup> h	Hold time, A or B after CLKAB↑ or CLKBA↑						0.5		0.5		ns	

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

				SN54L	VT652			SN	74LVT6	52			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V			CC = 3.3 ± 0.3 V	V	V <sub>CC</sub> = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX		
f <sub>max</sub>							150			150		MHz	
<sup>t</sup> PLH	CLKBA or	A or B					1.8	3.7	6		6.9	ns	
<sup>t</sup> PHL	CLKAB	AUB					2	3.7	5.7		6.4	115	
<sup>t</sup> PLH	A or B	B or A			NJ.		1.2	2.8	4.7		5.5	ns	
<sup>t</sup> PHL	AUB				13		1	2.6	4.6		5.3	ns	
<sup>t</sup> PLH	004 040 <sup>+</sup>		A or B			ya Ya		1.4	3.7	6.4		7.6	ns
<sup>t</sup> PHL	SBA or SAB‡	AUD		Ċ,	b		1.4	4	6.2		6.8	115	
<sup>t</sup> PZH	OEBA	А		202			1	2.9	5.8		7.2	ns	
<sup>t</sup> PZL	UEDA	~		32			1	3	6		7.3	115	
<sup>t</sup> PHZ	OEBA	А					2.2	3.9	6.5		6.9	ns	
<sup>t</sup> PLZ	OEBA	A					1.8	3.2	5.8		5.9	115	
<sup>t</sup> PZH	OEAB	В					1	3.3	6.5		7.5	ns	
<sup>t</sup> PZL	UEAD	D					1.2	3.4	6.3		7.1	115	
<sup>t</sup> PHZ	OEAB	В					1.7	4.5	7.2		8.1		
<sup>t</sup> PLZ	ULAB	U					1.5	3.8	5.8		6.3	ns	

<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}C$ .

<sup>‡</sup> These parameters are measured with the internal output state of the storage register opposite to that of the bus input.



SCBS141E - MAY 1992 - REVISED JULY 1995



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

#### Figure 2. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated