SCBS140D - MAY 1992 - REVISED JULY 1995

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Support Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and Ceramic (JT) DIPs

description

These bus transceivers and registers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT646 consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the

input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVT646.

Output-enable (\overline{OE}) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54LVT646	6 JT OR W	PACKAGE
SN74LVT646	. DB, DW, OR	PW PACKAGE
	(TOP VIEW)	

CLKAB	1	U ₂₄	þ	V _{CC}
SAB [23	μ	CLKBA
DIR [3	22	þ	SBA
A1 [21	P	OE
A2 [20	P	B1
A3 [19	þ	B2
A4 [18	þ	B3
A5 [17	þ	B4
A6 [9	16	þ	B5
A7 [10	15	þ	B6
A8 [11	14	þ	B7
GND [12	13	þ	B8





NC - No internal connection

Copyright © 1995, Texas Instruments Incorporated

SN54LVT646, SN74LVT646 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SCBS140D - MAY 1992 - REVISED JULY 1995

description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT646 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT646 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVT646 is characterized for operation from -40° C to 85° C.

	FUNCTION TABLE												
	INPUTS				DATA	A I/Os	OPERATION OR FUNCTION						
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1–B8	OPERATION OR FUNCTION					
Х	Х	\uparrow	Х	Х	Х	Input	Unspecified [†]	Store A, B unspecified [†]					
Х	х	Х	\uparrow	Х	Х	Unspecified [†]	Input	Store B, A unspecified [†]					
Н	Х	\uparrow	\uparrow	Х	Х	Input	Input	Store A and B data					
Н	Х	H or L	H or L	Х	Х	Input disabled Input disabled		Isolation, hold storage					
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus					
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus					
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus					
L	н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus					

FUNCTION TABLE

[†] The data output functions may be enabled or disabled by various signals at the $\overline{\text{OE}}$ and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition of the clock inputs.





SCBS140D - MAY 1992 - REVISED JULY 1995





Figure 1. Bus-Management Functions

Pin numbers shown are for the DB, DW, JT, PW, and W packages.

SCBS140D - MAY 1992 - REVISED JULY 1995


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, PW, and W packages.



SCBS140D - MAY 1992 - REVISED JULY 1995



To Seven Other Channels

Pin numbers shown are for the DB, DW, JT, PW, and W packages.



SCBS140D - MAY 1992 - REVISED JULY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high state or power-off state, V_{O} (see Note 1) .	
Current into any output in the low state, I _O : SN54LVT646	
SN74LVT646	
Current into any output in the high state, I _O (see Note 2): SN54LVT646	48 mA
SN74LVT646	64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DB package	
DW package	
PW package	0.7 W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 4)

			SN54L	VT646	SN74L	/T646	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Т _А	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCBS140D - MAY 1992 - REVISED JULY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	-	SN	154LVT64	46	SN	46					
PARAMETER	Т	MIN	түр†	MAX	MIN	TYP†	MAX	UNIT			
VIK	V _{CC} = 2.7 V,	lj = -18 mA				-1.2			-1.2	V	
	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I _{OH} = −100 μA		V _{CC} -0).2		V _{CC} -0	.2			
Veri	V _{CC} = 2.7 V,	I _{OH} = - 8 mA		2.4			2.4			V	
VOH	V _{CC} = 3 V	I _{OH} = - 24 mA		2						v	
	VCC = 3 V	I _{OH} = -32 mA					2				
	V _{CC} = 2.7 V	I _{OL} = 100 μA				0.2			0.2		
	VCC = 2.7 V	I _{OL} = 24 mA				0.5			0.5		
VOL		I _{OL} = 16 mA				0.4			0.4	V	
VOL	$V_{CC} = 3 V$	I _{OL} = 32 mA				0.5			0.5	v	
		I _{OL} = 48 mA			0.55						
		I _{OL} = 64 mA							0.55		
	V _{CC} = 3.6 V,	$V_I = V_{CC}$ or GND	Control			±1			±1		
	$V_{CC} = 0$ or MAX [‡] ,	VI = 5.5 V	inputs		10			10			
lj	V _{CC} = 3.6 V	VI = 5.5 V				100			20	μA	
		VI = VCC	A or B ports§			1			1		
		V _I = 0				-5			-5		
loff	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$							±100	μA	
	$V_{CC} = 3 V$	V _I = 0.8 V	A or B ports	75			75			μA	
l(hold)	·cc = · ·	V _I = 2 V		-75			-75			μι	
IOZH	V _{CC} = 3.6 V,	V _O = 3 V				1			1	μA	
IOZL	V _{CC} = 3.6 V,	V _O = 0.5 V				-1			-1	μA	
			Outputs high		0.13	0.39		0.13	0.19		
ICC	$V_{CC} = 3.6 V,$	IO = 0,	Outputs low		8.8	14		8.8	12	mA	
$V_{I} = V$	$V_{I} = V_{CC} \text{ or } GND$		Outputs disabled		0.13	0.39		0.13	0.19		
∆ICC¶	$V_{CC} = 3 V \text{ to } 3.6 V,$ Other inputs at V_{CC} o	One input at V _{CC} – 0.6 r GND	8 V,			0.3			0.2	mA	
Ci	V _I = 3 V or 0				4.5			4.5		pF	
Cio	V _O = 3 V or 0				11			11		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

Unused terminals at V_{CC} or GND

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS140D - MAY 1992 - REVISED JULY 1995

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

			SN54LVT646								
			= V _{CC} ± 0.		V _{CC} =	2.7 V	= V _{CC} ± 0.		V _{CC} =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	150	0	150	0	150	0	150	MHz
tw	Pulse duration, CLK high or low		3.3		3.3		3.3		3.3		ns
	Setup time, A or B before CLKAB↑ or	Data high	1.5		1.5		1.3		1.3		ns
^t su CLKBA↑	CLKBA	Data low	2.5		3.0		2		2.4		115
^t h	Hold time, A or B after CLKAB↑ or CLKBA↑		0.9		0.9		0.4		0.4		ns

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)


			SN54LVT646										
PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			2.7 V	UNIT	
			MIN	MAX	MIN	MAX	MIN	түр†	MAX	MIN	MAX		
fmax			150				150					MHz	
^t PLH	CLKBA or	A or B	1.2	5.9		6.9	1.8	3.8	5.7		6.7	ns	
^t PHL	CLKAB	AUB	1.2	5.9		6.6	2.1	3.8	5.7		6.4	115	
^t PLH	A or B	B or A	0.8	4.9		5.6	1.3	2.8	4.7		5.4	ns	
^t PHL	AUB	BOIA	0.6	4.8		5.5	1	2.7	4.6		5.3	115	
^t PLH	SBA or SAB‡	A or B	1	6.4		7.4	1.4	3.7	6.2		7.2	ns	
^t PHL	SBA OF SAB+	AUB	1	6.4		7	1.4	3.8	6.2		6.8	115	
^t PZH	OE	A or B	0.6	6		7.4	1	3	5.8		7.2	ns	
^t PZL		AUB	0.6	6.2		7.5	1	3.2	6		7.3	115	
^t PHZ	OE	A or B	1.4	6.7		7.1	2.3	4.3	6.5		6.9	ns	
^t PLZ	UE	AUB	1.4	6.4		6.5	2.2	3.8	5.8		5.9	115	
^t PZH	DIR	A or B	0.6	6.7		7.7	1	3.4	6.5		7.5	ns	
^t PZL		AUB	0.8	6.5		7.3	1.2	3.4	6.3		7.1	115	
^t PHZ	DIR	A or B	0.8	7.4		8.3	1.7	4.1	7.2		8.1	ns	
^t PLZ		AUB	1	6.7		7	1.5	3.5	5.8		6.3	115	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡]These parameters are measured with the internal output state of the storage register opposite to that of the bus input.



SCBS140D - MAY 1992 - REVISED JULY 1995



PARAMETER MEASUREMENT INFORMATION

NOTES: A. Cl includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated