
### SN54LVT573, SN74LVT573 3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS


SCBS138D - MAY 1992 - REVISED JULY 1995

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Support Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and Ceramic (J) DIPs

SN54LVT573 . . . J OR W PACKAGE SN74LVT573 . . . DB, DW, OR PW PACKAGE (TOP VIEW)



SN54LVT573 . . . FK PACKAGE (TOP VIEW)



#### description

These octal latches are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The eight latches of the 'LVT573 are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.  $\overline{OE}$  does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT573 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT573 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74LVT573 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCBS138D - MAY 1992 - REVISED JULY 1995


#### **FUNCTION TABLE** (each latch)

	INPUTS	ОИТРИТ	
Œ	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	$Q_0$
Н	Χ	Χ	Z

#### logic symbol†



#### logic diagram (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub> –(	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V <sub>O</sub> (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, IO: SN54LVT573	96 mA
SN74LVT573	128 mA
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVT573	48 mA
SN74LVT573	64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	−50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DB package	0.6 W
DW package	1.6 W
PW package	
Storage temperature range, T <sub>stg</sub>	

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
  - The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# **SN54LVT573**, **SN74LVT573** 3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS138D - MAY 1992 - REVISED JULY 1995

## recommended operating conditions (see Note 4)

							UNIT
			MIN	MAX	MIN	MAX	UNII
Vсс	Supply voltage	2.7	3.6	2.7	3.6	V	
VIH	High-level input voltage	2		2		V	
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V	
VI	Input voltage			5.5		5.5	V
ІОН	High-level output current			-24		-32	mA
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature	·	-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

# **SN54LVT573**, **SN74LVT573** 3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES **WITH 3-STATE OUTPUTS**

SCBS138D - MAY 1992 - REVISED JULY 1995

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS				I54LVT5	73	SN74LVT573			LINIT		
PARAMETER	!	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT				
VIK	$V_{CC} = 2.7 \text{ V},$	I <sub>I</sub> = -18 mA				-1.2			-1.2	V		
	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	V <sub>CC</sub> -C	).2		VCC-C	).2						
V	$V_{CC} = 2.7 \text{ V},$	$I_{C} = 2.7 \text{ V}, \qquad I_{OH} = -8 \text{ mA}$					2.4			V		
VOH	V <sub>CC</sub> = 3 V	$I_{OH} = -24 \text{ mA}$	2						V			
	VCC = 3 V	$I_{OH} = -32 \text{ mA}$				2						
	V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 100 μA				0.2			0.2			
	VCC = 2.7 V	I <sub>OL</sub> = 24 mA				0.5			0.5			
VOL		I <sub>OL</sub> = 16 mA				0.4			0.4	V		
VOL	V <sub>CC</sub> = 3 V	$I_{OL} = 32 \text{ mA}$			0.5	;		0.5	V			
	VCC = 3 V	$I_{OL} = 48 \text{ mA}$			0.55							
		$I_{OL} = 64 \text{ mA}$							0.55			
	$V_{CC} = 0$ or MAX <sup>‡</sup> , $V_I = 5.5 \text{ V}$					50			10			
lį	V <sub>CC</sub> = 3.6 V	$V_I = V_{CC}$ or GND	Control inputs			±1			±1	μΑ		
•		VI = VCC	Data innuta			1			1	·		
		V <sub>I</sub> = 0	Data inputs	-5		-5		-5				
l <sub>off</sub>	$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$							±100	μΑ		
ha in	V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0.8 V	Data inputs	75			75					
l(hold)	VCC = 3 V	V <sub>I</sub> = 2 V	Data inputs	-75			-75			μΑ		
lozh	$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 3 V				1			1	μΑ		
lozL	$V_{CC} = 3.6 \text{ V},$	$V_0 = 0.5 \text{ V}$				-1			-1	μΑ		
	$V_{CC} = 3.6 \text{ V}, \qquad I_{O} = 0,$		Outputs high		0.13	0.39		0.13	0.19			
lcc			Outputs low		8.6	14		8.6	12	mA		
·CC	$V_I = V_{CC}$ or GND Outputs disabled				0.13	0.39		0.13	0.19	IIIA		
∆lCC§	$V_{CC}$ = 3 V to 3.6 V, One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND					0.3			0.2	mA		
C <sub>i</sub>	V <sub>I</sub> = 3 V or 0		4			4		pF				
Co	$V_O = 3 V \text{ or } 0$				8			8		рF		

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN54L	.VT573		SN74LVT573					
		V <sub>CC</sub> =	V <sub>CC</sub> = 3.3 V ± 0.3 V		$V_{CC} = 3.3 \text{ V}  \pm 0.3 \text{ V} $ $V_{CC} = 2.7 \text{ V}$		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>W</sub>	Pulse duration, LE high	3.3		3.3		3.3		3.3		ns	
t <sub>su</sub>	Setup time, data before LE $\downarrow$	1		0.9		0.7		0.6		ns	
t <sub>h</sub>	Hold time, data after LE↓	1.8		2		1.6		1.8		ns	



<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. ‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

# SN54LVT573, SN74LVT573 3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS138D - MAY 1992 - REVISED JULY 1995


# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

		TO (OUTPUT)	SN54LVT573											
PARAMETER	FROM (INPUT)		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		$V_{CC}$ = 3.3 V $\pm$ 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT		
			MIN	MAX	MIN	MAX	MIN	TYP <sup>†</sup>	MAX	MIN	MAX			
tPLH	D	Q	0.5	4.7		4.9	1	2.5	4.2		4.7	ns		
<sup>t</sup> PHL	D	l q	0.5	4.9		5.4	1	2.7	4.3		5.2	115		
<sup>t</sup> PLH	LE	LE	16	Q	1	6		6.9	1.6	3.5	5.6		6.3	ns
<sup>t</sup> PHL			y	1.4	6.9		7.6	2.5	4.3	6.5		7.2	115	
<sup>t</sup> PZH	ŌĒ	Q	0.5	5.3		6.4	1	2.8	5.1		6.2	ns		
tPZL	OE	Q	0.7	5.7		7.2	1.3	3.3	5.5		6.6	110		
<sup>t</sup> PHZ	ŌĒ	Q	1.2	5.9		6.9	2	3.7	5.7		6.7	nc		
tPLZ		Q	1	5.4		5.5	1.5	3	4.6		5.1	ns		

<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

SCBS138D - MAY 1992 - REVISED JULY 1995

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated