SN54LVT543 ... JT PACKAGE

SN74LVT543 . . . DB, DW, OR PW PACKAGE

SCBS137D - MAY 1992 - REVISED JULY 1995

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Support Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (JT) DIPs


description

These octal transceivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT543 contain two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.

(TOP VIEW)										
LEBA [1 U	24] v _{cc}							
OEBA [2	23	CEBA							
A1 [3	22] B1							
A2 [4	21] B2							
A3 [5	20] B3							
A4 [19] B4							
A5 [18] B5							
A6 [17] B6							
A7 [16	B7							
A8 [10	15	B8							
CEAB	11	14	LEAB							
GND [12	13	OEAB							

SN54LVT543 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The A-to-B enable (\overline{CEAB}) input must be low in order to enter data from A or to output data from B. If \overline{CEAB} is low and \overline{LEAB} is low, the A-to-B latches are transparent; a subsequent low-to-high transition of \overline{LEAB} puts the A latches in the storage mode. With \overline{CEAB} and \overline{OEAB} both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the \overline{CEBA} , \overline{LEBA} , and \overline{OEBA} inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright \circledast 1995, Texas Instruments Incorporated

description (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT543 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.


The SN54LVT543 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVT543 is characterized for operation from -40° C to 85° C.

	FUNCTION TABLE											
	OUTPUT											
CEAB	LEAB	OEAB	Α	В								
Н	Х	Х	Х	Z								
х	Х	н	Х	Z								
L	н	L	Х	в ₀ ‡								
L	L	L	L	L								
L	L	L	Н	Н								

FUNCTION TADL FT

A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.
Output level before the indicated steady-state input conditions were established


logic symbol§



§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and PW packages.



logic diagram (positive logic)



To Seven Other Channels

Pin numbers shown are for the DB, DW, JT, and PW packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}
Voltage range applied to any output in the high state or power-off state, V _O (see Note 1)0.5 V to 7 V
Current into any output in the low state, I _O : SN54LVT543
SN74LVT543 128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVT543
SN74LVT543 64 mA
Input clamp current, I_{IK} (V _I < 0)
Output clamp current, I_{OK} (V _O < 0)
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DB package
DW package 1.7 W
PW package
Storage temperature range, T _{stg} –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



SCBS137D - MAY 1992 - REVISED JULY 1995

recommended operating conditions (see Note 4)

			SN54L	VT543	SN74L	UNIT	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	Eh	2		V
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage			5.5		5.5	V
IOH	High-level output current		(C)	-24		-32	mA
IOL	Low-level output current		201	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	Y.	10		10	ns/V
Т _А	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCBS137D - MAY 1992 - REVISED JULY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	-	SN	154LVT54	43	SN	43				
PARAMETER	1	EST CONDITIONS		MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
VIK	V _{CC} = 2.7 V,	lj = -18 mA			-	-1.2			-1.2	V
	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I _{OH} = −100 μA		V _{CC} -0).2		V _{CC} -0	.2		
Maria	V _{CC} = 2.7 V,	I _{OH} = – 8 mA		2.4			2.4			
VOH		I _{OH} = - 24 mA		2						V
	V _{CC} = 3 V	I _{OH} = -32 mA					2			
	V _{CC} = 2.7 V	I _{OL} = 100 μA				0.2			0.2	
	VCC = 2.7 V	I _{OL} = 24 mA				0.5			0.5	
Ve		I _{OL} = 16 mA				0.4	0.4			v
VOL	V _{CC} = 3 V	I _{OL} = 32 mA				0.5			0.5	v
	$v_{CC} = 3 v$	I _{OL} = 48 mA			0.55					
		I _{OL} = 64 mA			2			0.55		
	V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$	Control		3	±1			±1	
	$V_{CC} = 0 \text{ or MAX}^{\ddagger},$	V _I = 5.5 V	inputs	10				10		
lj	V _{CC} = 3.6 V	V _I = 5.5 V			7	20			20	μA
		$V_I = V_{CC}$	A or B ports§		202	5			5	
		V _I = 0					-10			
loff	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$		P,	*				±100	μA
ha in		V _I = 0.8 V	A or B porto	75			75			
l(hold)	V _{CC} = 3 V	V _I = 2 V	A or B ports	-75			-75			μA
IOZH	V _{CC} = 3.6 V,	V _O = 3 V				1			1	μA
IOZL	V _{CC} = 3.6 V,	$V_{O} = 0.5 V$				-1			-1	μA
			Outputs high		0.13	0.19		0.13	0.19	
ICC	V _{CC} = 3.6 V,	I _O = 0,	Outputs low		8.8	12		8.8	12	mA
			Outputs disabled		0.13	0.19		0.13	0.19	110 (
∆I _{CC} ¶	$V_{CC} = 3 V \text{ to } 3.6 V,$ Other inputs at V_{CC} o	One input at V _{CC} – 0.6 r GND	6 V,			0.2			0.2	mA
Ci	VI = 3 V or 0				4.5			4.5		pF
C _{io}	V _O = 3 V or 0				11			11		pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

Unused terminals at V_{CC} or GND

I This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS137D - MAY 1992 - REVISED JULY 1995

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				SN54LVT543								
				V _{CC} = ± 0.3		V _{CC} =	2.7 V	= ۷ _{CC} ± 0.		V _{CC} =	2.7 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration,	LEAB or LEBA low		3.3		3.3		3.3		3.3		ns
	t _{SU} Setup time	A or B before LEAB or	Data high	0		0		0		0		
+		LEBA↑	Data low	0.8		1.1		0.8		1.1		ns
۲su		A or B before CEAB or	Data high	0	l	0		0		0		115
	CEBA↑ Data lo		0.9	ρc	1.2		0.9		1.2			
÷.	t lald time	A or B after LEAB or LEBA↑		1.7	30	1.7		1.7		1.7		20
t _h Hold time	A or B after CEAB or CEBA		1.8	Q	1.8		1.8		1.8		ns	

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


				SN54L	VT543			SN	74LVT5	43		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	00 **		V _{CC} = 2.7 V		V _{CC} = 3.3 ± 0.3 V		v	V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	түр†	MAX	MIN	MAX	
^t PLH	A or B	B or A	1	4.9		5.7	1	2.9	4.7		5.5	ns
^t PHL	AUB	BUIA	1	4.8		6	1	3.3	4.6		5.8	115
^t PLH	LE	A or B	1	6.1		7.5	1	4	5.9		7.3	ns
^t PHL	LE	AULP	1	5.9	IEI	7.5	1	4.1	5.7		7.3	115
^t PZH	OE	A or B	1	6	4	7.8	1	4.1	5.8		7.6	ns
^t PZL	OE	AUB	1.1	6.6	1	8.4	1.1	4.5	6.4		8.2	115
^t PHZ	OE	A or B	2.4	6.7		7.3	2.4	4.8	6.5		7.1	ns
^t PLZ	UE	AUB	2	6		6.1	2	4	5.8		5.9	115
^t PZH	CE	A or B	1	6.2		7.8	1	4.2	6		7.6	ns
^t PZL			AULP	1.4	6.9		8.5	1.4	4.7	6.7		8.3
^t PHZ	CE	A or B	2.3	6.6		7.3	2.3	4.7	6.4		7.1	
^t PLZ	CE	AUID	2	5.6		5.8	2	3.8	5.4		5.6	ns

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCBS137D - MAY 1992 - REVISED JULY 1995



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated