

SCBS134G - SEPTEMBER 1992 - REVISED NOVEMBER 1996

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs

SN54LVT240A . . . J PACKAGE SN74LVT240A . . . DB, DW, OR PW PACKAGE (TOP VIEW)



SN54LVT240A . . . FK PACKAGE (TOP VIEW)



description

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices are organized as two 4-bit buffer/line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the devices pass data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT240A is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed circuit board area.

The SN54LVT240A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVT240A is characterized for operation from –40°C to 85°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



FUNCTION TABLE (each buffer)


INP	JTS	OUTPUT
ŌĒ	Α	Y
L	Н	L
L	L	Н
н	Χ	Z

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCBS134G - SEPTEMBER 1992 - REVISED NOVEMBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	$\ldots -0.5$ V to 4.6 V
Input voltage range, V _I (see Note 1)	\dots -0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, VO (see Note 1) .	\dots –0.5 V to 7 V
Current into any output in the low state, IO: SN54LVT240A	96 mA
SN74LVT240A	128 mA
Current into any output in the high state, IO (see Note 2): SN54LVT240A	48 mA
SN74LVT240A	64 mA
Input clamp current, I _{IK} (V _I < 0)	50 mA
Output clamp current, I _{OK} (V _O < 0)	50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DB package	
DW package	1.6 W
PW package	0.7 W
Storage temperature range, T _{Sto}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

recommended operating conditions (see Note 4)

			SN54LV	T240A	SN74LV	LINUT	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2	il.	2		V	
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage	4	5.5		5.5	V	
ЮН	High-level output current		5	-24		-32	mA
lOL	Low-level output current		20	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	P _O	5		5	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

SN54LVT240A, **SN74LVT240A** 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS134G - SEPTEMBER 1992 - REVISED NOVEMBER 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST COMPITIONS				54LVT24	0A	SN	LINUT		
PARAMETER	1	TEST CONDITIONS					MIN	TYP [†]	MAX	UNIT
VIK	$V_{CC} = 2.7 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V	
	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	$I_{OH} = -100 \mu A$	VCC-C).2		V _{CC} -0	.2			
V2	$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$		2.4			2.4			V
VOH	V _{CC} = 3 V	$I_{OH} = -24 \text{ mA}$	2						V	
	VCC = 3 V	$I_{OH} = -32 \text{ mA}$					2			
	V _{CC} = 2.7 V	I _{OL} = 100 μA				0.2			0.2	
	VCC = 2.7 V	I _{OL} = 24 mA				0.5			0.5	
Va		I _{OL} = 16 mA		0.4			0.4			
VOL	V _{CC} = 3 V	I _{OL} = 32 mA			0.5			0.5	V	
	ACC = 2 A	$I_{OL} = 48 \text{ mA}$			₹0.55					
		I _{OL} = 64 mA				0.55				
	$V_{CC} = 0$ or MAX ‡ ,	V _I = 5.5 V	= 5.5 V						10	
	V _{CC} = 3.6 V	$V_I = V_{CC}$ or GND	Control inputs		7	±1			±1	
łį		$V_I = V_{CC}$	Doto innuto	07/2		1			1	μΑ
		V _I = 0	Data inputs	ò	3	-5			-5	
l _{off}	$V_{CC} = 0$,	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 $	/	Q					±100	μΑ
I _{OZPU} §	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_0 = 0.5 \text{ V to 3 V},$	OE = 0			±100			±100	μΑ
I _{OZPD} §	$V_{CC} = 1.5 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to 3 V},$	OE = 0			±100			±100	μΑ
lozh	$V_{CC} = 3.6 \text{ V},$	V _O = 3 V				5			5	μΑ
lozL	$V_{CC} = 3.6 \text{ V},$	V _O = 0.5 V				-5			-5	μΑ
						0.19			0.19	
100	$V_{CC} = 3.6 \text{ V},$	$I_{O} = 0$,	Outputs low			5			5	mA
	V _I = V _{CC} or GND		Outputs disabled	0.19			0.19			
ΔI _{CC} ¶	V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND					0.2			0.2	mA
Ci	V _I = 3 V or 0				4			4		pF
Co	V _O = 3 V or 0				7			7		pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. ‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[§] This parameter is specified by characterization but is not tested.

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.


SCBS134G - SEPTEMBER 1992 - REVISED NOVEMBER 1996

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

		TO (OUTPUT)	SN54LVT240A			SN74LVT240A							
PARAMETER	FROM (INPUT)		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX		
^t PLH	Α	V	1	3.9	3/1/	4.7	1.1	2.2	3.8		4.6	ns	
^t PHL		,	1.2	4.2	YY.	4.3	1.3	2.6	4		4.2	115	
^t PZH	ŌĒ	V	1	4.7/	1,	5.7	1.1	2.6	4.6		5.6	ns	
t _{PZL}		,	1.3	4.6		5.2	1.4	2.7	4.4		5	115	
^t PHZ	ŌĒ	Œ	V	1.9	4.6		4.8	2	2.9	4.4		4.6	ns
t _{PLZ}	OL .	ſ	1.7	4.7		4.7	1.8	3	4.3		4.3	110	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated