

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Support Live Insertion
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs

SN54LVT125 ... J PACKAGE SN74LVT125 ... D, DB, OR PW PACKAGE (TOP VIEW)



SN54LVT125 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

description

These bus buffers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT125 feature independent line drivers with 3-state outputs. Each output is in the high-impedance state when the associated output-enable (\overline{OE}) input is high.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT125 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT125 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74LVT125 is characterized for operation from -40° C to 85°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



FUNCTION TABLE (each buffer)


INP	UTS	OUTPUT
OE	Α	Υ
L	Н	Н
L	L	L
Н	Χ	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, and PW packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V _O (see Note 1)	\ldots -0.5 V to 7 V
Current into any output in the low state, IO: SN54LVT125	96 mA
SN74LVT125	128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVT125	48 mA
SN74LVT125	64 mA
Input clamp current, $I_{ K }(V_{ I } < 0)$	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range, T _{stq}	65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.



recommended operating conditions (see Note 4)

			SN54L	/T125	SN74LVT125		UNIT
			MIN	MAX	MIN	MAX	UNIT
Vсс	Supply voltage	2.7	3.6	2.7	3.6	V	
VIH	High-level input voltage				2		V
V _{IL}	Low-level input voltage			0.8		0.8	V
٧ _I	Input voltage		,<	5.5		5.5	V
IOH	High-level output current		(2)	-24		-32	mA
loL	Low-level output current		ìq	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	d'a	10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS				I54LVT1	25	SN74LVT125			LINUT		
PARAMETER	'	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT				
VIK	$V_{CC} = 2.7 \text{ V},$	I _I = -18 mA		•	-1.2			-1.2	V			
	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I _{OH} = -100 μA		VCC-C).2		VCC-0).2				
\/-··	$V_{CC} = 2.7 \text{ V},$	I _{OH} = – 8 mA		2.4			2.4			V		
VOH		I _{OH} = - 24 mA	2	2					V			
	VCC = 3 V	$I_{OH} = -32 \text{ mA}$				2						
	Vac 27V	I _{OL} = 100 μA				0.2			0.2			
	V _{CC} = 2.7 V	I _{OL} = 24 mA				0.5			0.5			
\/ - :		I _{OL} = 16 mA			0.4	0.4			 			
VOL	Voo - 2 V	$I_{OL} = 32 \text{ mA}$				0.5		0.5				
	VCC = 3 V	I _{OL} = 48 mA	0.55									
		I _{OL} = 64 mA						0.55				
	$V_{CC} = 0$ or MAX‡,	V _I = 5.5 V		Ś	10			10				
1.	V _{CC} = 3.6 V	$V_I = V_{CC}$ or GND	Control inputs		PA	±1			±1			
l _l		VI = VCC	Data inputs		7	1			1	μΑ		
		V _I = 0	Data inputs		2	-5			-5			
l _{off}	$V_{CC} = 0$,	V_{I} or $V_{O} = 0$ to 4.5	V		3				±100	μΑ		
lea en	V _{CC} = 3 V	V _I = 0.8 V	Data inputs	75			75					
l(hold)		V _I = 2 V	Data inputs	-75			-75			μΑ		
^I OZH	$V_{CC} = 3.6 \text{ V},$	V _O = 3 V				5			5	μΑ		
lozL	$V_{CC} = 3.6 \text{ V},$	$V_0 = 0.5 \text{ V}$				-5			-5	μΑ		
	V _{CC} = 3.6 V,	I _O = 0,	Outputs high		0.12	0.19		0.12	0.19			
loo			Outputs low		4.5	7		4.5	7	mA		
Icc	$V_I = V_{CC}$ or GND		Outputs disabled		0.12	0.19		0.12	0.19	IIIA		
ΔI _{CC} §	$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$ Other inputs at V_{CC} of				0.3			0.2	mA			
Ci	V _I = 3 V or 0				4			4		pF		
Co	V _O = 3 V or 0				8			8		pF		

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SN54LVT125, SN74LVT125 3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS


SCBS133D - MAY 1992 - REVISED JULY 1995

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

			SN54LVT125				SN74LVT125										
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT					
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX						
^t PLH	А	Δ.	Δ.	۸	۸	Δ	>	1	4.2	N.	4.7	1	2.7	4		4.5	ns
^t PHL		'	1	4.1	J. Y.	5.1	1	2.9	3.9		4.9	115					
^t PZH	ŌĒ	>	1	4.9	1.	6.2	1	3.4	4.7		6	ns					
t _{PZL}		•	1.1	4.9		6.7	1.1	3.4	4.7		6.5	115					
^t PHZ	ŌE	ŌĒ	>	1.8	5.3		5.9	1.8	3.7	5.1		5.7	20				
t _{PLZ}			ī	1.3	4.7		4.2	1.3	2.6	4.5		4	ns				

 $[\]dagger$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \,\Omega$, $t_f \leq 2.5 \,\text{ns}$.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated