
SN54ABT18646, SN74ABT18646 SCAN TEST DEVICES WITH **18-BIT TRANSCEIVERS AND REGISTERS** SCBS131-AUGUST 1992-REVISED OCTOBER 1992

- Members of the Texas Instruments SCOPE[™] Family of Testability Products
- **Members of the Texas Instruments** Widebus ™ Family
- **Compatible With the IEEE Standard** 1149.1-1990 (JTAG) Test Access Port and **Boundary-Scan Architecture**
- Include D-Type Flip-Flops and Control **Circuitry to Provide Multiplexed Transmission of Stored and Real-Time Data**
- Two Boundary-Scan Cells per I/O for **Greater Flexibility**
- State-of-the-Art EPIC-IIB ™ BiCMOS Design Significantly Reduces Power Dissipation

- SCOPE [™] Instruction Set
 - IEEE Standard 1149.1-1990 Required Instructions, Optional INTEST, and P1149.1A CLAMP and HIGHZ
 - Parallel Signature Analysis at Inputs With **Masking Option**
 - Pseudo-Random Pattern Generation **From Outputs**
 - Sample Inputs/Toggle Outputs
 - Binary Count From Outputs
 - Device Identification
 - Even-Parity Opcodes
- Packaged in 64-Pin Plastic Shrink Quad Flat Pack (PM) and 68-Pin Ceramic Quad Flat Pack (HV)




NC - No internal connection

SCOPE, Widebus, and EPIC-IIB are trademarks of Texas Instruments Incorporated.



Copyright © 1992, Texas Instruments Incorporated

SN54ABT18646, SN74ABT18646 SCAN TEST DEVICES WITH 18-BIT TRANSCEIVERS AND REGISTERS SCBS131-AUGUST 1992-REVISED OCTOBER 1992



description

The SN54ABT18646 and SN74ABT18646 scan test devices with 18-bit bus transceivers and registers are members of the Texas Instruments SCOPE[™] testability IC family. This family of devices supports IEEE Standard 1149.1-1990 boundary scan to facilitate testing of complex circuit board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.

In the normal mode, these devices are 18-bit bus transceivers and registers that allow for multiplexed transmission of data directly from the input bus or from the internal registers. They can be used either as two 9-bit transceivers or one 18-bit transceiver. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPE[™] bus transceivers and registers.

Transceiver function is controlled by output-enable (\overline{OE}) and direction (DIR) inputs. When \overline{OE} is low, the transceiver is active and operates in the A-to-B direction when DIR is high or in the B-to-A direction when DIR is low. When \overline{OE} is high, both the A and B outputs are in the high-impedance state, effectively isolating both buses.

Data flow is controlled by clock (CLKAB and CLKBA) and select (SAB and SBA) inputs. Data on the A bus is clocked into the associated registers on the low-to-high transition of CLKAB. When SAB is low, real-time A data is selected for presentation to the B bus (transparent mode). When SAB is high, stored A data is selected for presentation to the B bus (registered mode). The function of the CLKBA and SBA inputs mirrors that of CLKAB and SAB, respectively. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT18646.



description (continued)

In the test mode, the normal operation of the SCOPE[™] bus transceivers and registers is inhibited, and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry can perform boundary scan test operations according to the protocol described in IEEE Standard 1149.1-1990.

Four dedicated test pins are used to observe and control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry can perform other testing functions such as parallel signature analysis on data inputs and pseudo-random pattern generation from data outputs. All testing and scan operations are synchronized to the TAP interface.

Additional flexibility is provided in the test mode through the use of two boundary scan cells (BSCs) for each I/O pin. This allows independent test data to be captured and forced at either bus (A or B). A PSA/COUNT instruction is also included to ease the testing of memories and other circuits where a binary count addressing scheme is useful.

The SN54ABT18646 is characterized over the full military temperature range of -55° C to 125° C. The SN74ABT18646 is characterized for operation from -40° C to 85° C.


DIR X	INP CLKAB ↑	UTS CLKBA	SAB	SBA		A I/O	OPERATION OR FUNCTION
	CLKAB ↑	-	SAB	SBA			OPERATION OR FUNCTION
Х				ODA	A1 THRU A9	B1 THRU B9	
		Х	Х	Х	Input	Unspecified [†]	Store A, B unspecified [†]
Х	Х	\uparrow	Х	Х	Unspecified [†]	Input	Store B, A unspecified \dagger
Х	Ŷ	\uparrow	Х	Х	Input	Input	Store A and B data
Х	L	L	Х	Х	Input disabled	Input disabled	Isolation, hold storage
L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	Х	L	Х	Н	Output	Input disabled	Stored B data to A bus
Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
н	L	Х	н	х	Input disabled	Output	Stored A data to B bus
	X X L L H	$\begin{array}{ccc} X & \uparrow \\ X & L \\ L & X \\ L & X \\ H & X \end{array}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	X \uparrow \uparrow XXInputXLLXXInput disabledLXXXLOutputLXLXHOutputHXXLXInput	X↑XXInputInputXLLXXInput disabledInput disabledLXXXLOutputInputLXLXHOutputInput disabledHXXLXInput

FUNCTION TABLE (normal mode, each 9-bit section)

[†] The data output functions can be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.




SCBS131-AUGUST 1992-REVISED OCTOBER 1992







functional block diagram



Pin numbers shown are for the PM package.



SCBS131-AUGUST 1992-REVISED OCTOBER 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. For the SN74ABT18646 (PM package), the power derating factor for ambient temperatures greater than 55°C is -10.5 mW/°C.

recommended operating conditions (see Note 3)

		SN54AB	T18646	SN74AB	UNIT	
		MIN	MAX	MIN	MAX	
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
\vee_{I}	Input voltage	0	VCC	0	VCC	V
ЮН	High-level output current		-24		-32	mA
IOL	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.



SCBS131-AUGUST 1992-REVISED OCTOBER 1992

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Note 4)

PARAMETER		TEST CONDITIONS			T _A = 25°C			T18646	SN74AB			
PARAMETER	IES	I CONDI	IUNS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
VIK	$V_{CC} = 4.5 \text{ V}, \qquad I_{I} = -18 \text{ mA}$					-1.2		-1.2		-1.2	V	
	$V_{CC} = 4.5 \text{ V}, \qquad I_{OH} = -3 \text{ mA}$			2.5			2.5		2.5			
	V _{CC} = 5 V,	I _{OH} = -	3 mA	3			3		3		v	
VOH	V _{CC} = 4.5 V,	I _{OH} = - 2	24 mA	2			2				v	
	V _{CC} = 4.5 V,	I _{OH} = -	32 mA	2‡					2			
VOL	V _{CC} = 4.5 V	I _{OL} = 48	mA			0.55		0.55			v	
VOL	$V_{CC} = 4.5 V$		mA			0.55‡				0.55	v	
I	$V_{CC} = 5.5 V,$ $V_{I} = V_{CC} \text{ or GND}$		CLK, DIR, OE, S, TCK			±1		±1		±1	μA	
			A or B ports			±100		±100		±100		
ін	$V_{CC} = 5.5 V,$ $V_{I} = V_{CC}$		TDI, TMS			10		10		10	μΑ	
Ι _{ΙL}	V _{CC} = 5.5 V, V _I = GND		TDI, TMS			-160		-160		-160	μΑ	
I _{OZH} §	$V_{CC} = 5.5 \text{ V}, \qquad V_{O} = 2.7 \text{ V}$					50		50		50	μA	
IOZL [§]	V _{CC} = 5.5 V,	V _O = 0.5	ν.			-50		-50		-50	μA	
loff	V _{CC} = 0,	VI or VO	≤ 5.5 V			±100				±100	μA	
ICEX	V _{CC} = 5.5 V, V _O = 5.5 V		Outputs high			50		50		50	μA	
۱ ₀ ¶	V _{CC} = 5.5 V,	V _O = 2.5	V	-50	-100	-180	-50	-180	-50	-180	mA	
	V _{CC} = 5.5 V,		Outputs high		0.9	2		2		2		
ICC	I _O = 0,	A or B ports	Outputs low		30	38		38		38	mA	
	$V_I = V_{CC} \text{ or } GND$	pono	Outputs disabled		0.9	2		2		2		
∆I _{CC} #	$V_{CC} = 5.5 \text{ V}$, One input at 3.4 V, Other inputs at V_{CC} or GND					1.5		1.5		1.5	mA	
Ci	VI = 2.5 V or 0.5 V	'	Control inputs		3						pF	
C _{io}	$V_{O} = 2.5 V \text{ or } 0.5$	V	A or B ports		10						pF	
Co	V _O = 2.5 V or 0.5	V	TDO		8						pF	

NOTE 4: Preliminary specifications based on SPICE analysis

[†] All typical values are at V_{CC} = 5 V.

[‡] On products compliant to MIL-STD-883, Class B, this parameter does not apply.

§ The parameters IOZH and IOZL include the input leakage current.

I Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS131-AUGUST 1992-REVISED OCTOBER 1992

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (normal mode) (see Note 4 and Figure 2)

					SN74AB	UNIT	
						MAX	UNIT
fclock	Clock frequency	CLKAB or CLKBA	0	100	0	100	MHz
tw	Pulse duration	CLKAB or CLKBA high or low			3		ns
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑			5		ns
t _h	Hold time	A after CLKAB \uparrow or B after CLKBA \uparrow			0		ns

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (test mode) (see Note 4 and Figure 2)

			SN54AB	SN54ABT18646		SN74ABT18646		
			MIN	MAX	MIN	MAX		
fclock	Clock frequency	ТСК	0	50	0	50	MHz	
tw	Pulse duration	TCK high or low			5		ns	
t _{su}		A, B, CLK, DIR, OE, or S before TCK↑			5			
	Setup time	TDI before TCK↑			6		ns	
		TMS before TCK↑			6			
		A, B, CLK, DIR, OE, or S after TCK↑			0			
th	Hold time	TDI after TCK↑			0		ns	
		TMS after TCK↑			0		1	
t _d	Delay time	Power up to TCK↑			50		ns	
t _r	Rise time	V _{CC} power up			1		μs	

NOTE 4: Preliminary specifications based on SPICE analysis



SCBS131-AUGUST 1992-REVISED OCTOBER 1992

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (normal mode) (see Note 4 and Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54AB	T18646	SN74AB	UNIT	
	(INFOT)	(001201)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
fmax	CLKAB or CLKBA		100	130		100		100		MHz
^t PLH	A or B	B or A						1	6	
^t PHL		BUIA						1	6	ns
^t PLH	CLKAB or CLKBA	B or A						2	6	ns
^t PHL		BUIA						2	6	115
^t PLH	SAB or SBA	B or A						2	8	ns
^t PHL								2	8	115
^t PZH	DIR	B or A						2	7.5	ns
^t PZL	DIK	BUIA						2	7.5	115
^t PZH	OE	B or A						2	7.5	ns
^t PZL	OE	BUR						2	7.5	115
^t PHZ	DIR	B or A						2	7.5	ns
^t PLZ	DIR	BOLA						2	7.5	115
^t PHZ	ŌĒ	B or A						2	7.5	
^t PLZ	UE	DUIA						2	7.5	ns


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (test mode) (see Note 4 and Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54AB	T18646	SN74AB	UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}	TCK		50	90		50		50		MHz
^t PLH	тск↓	A or B						3	12	
^t PHL		AUIB						3	12	ns
^t PLH	ТСК↓	TDO						2	7	ns
^t PHL		IDO						2	7	
^t PZH	тск↓	A or B						3	14	ns
^t PZL	TOR							3	14	115
^t PZH	тск↓	TDO						2	8	ns
^t PZL	ICK↓	IDO						2	8	115
^t PHZ	тск↓	A or P						3	14	ns
^t PLZ		A or B						3	14	
^t PHZ	ТСК↓	TDO						2	8	ns
^t PLZ		100						2	8	115

NOTE 4: Preliminary specifications based on SPICE analysis



SCBS131-AUGUST 1992-REVISED OCTOBER 1992



NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



PRODUCT PREVIEW

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated