- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Two Independent 64 × 36 Clocked FIFOs Buffering Data in Opposite Directions
- Mailbox-Bypass Register for Each FIFO
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- EFA, FFA, AEA, and AFA Flags Synchronized by CLKA

- EFB, FFB, AEB, and AFB Flags Synchronized by CLKB
- Passive Parity Checking on Each Port
- Parity Generation Can Be Selected for Each Port
- Low-Power Advanced BiCMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 10 ns
- Package Options Include Space-Saving 120-Pin Thin Quad Flat (PCB) and 132-Pin Plastic Quad Flat (PQ) Packages

### description

The SN74ABT3612 is a high-speed, low-power BiCMOS bidirectional clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 10 ns. Two independent 64 × 36 dual-port SRAM FIFOs in this device buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost-full and almost-empty) to indicate when a selected number of words is stored in memory. Communication between each port can bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be ignored if not desired. Parity generation can be selected for data read from each port. Two or more devices can be used in parallel to create wider datapaths.

The SN74ABT3612 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The full flag (FFA, FFB) and almost-full (AFA, AFB) flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The empty flag (EFA, EFB) and almost-empty (AEA, AEB) flag of a FIFO are two-stage synchronized to the port clock that reads data from its array.

The SN74ABT3612 is characterized for operation from 0°C to 70°C.

For more information on this device family, see the application reports *FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control*, and *Parity-Generate and Parity-Check Features for High-Bandwidth-Computing FIFO Applications* in the 1996 *High-Performance FIFO Memories Designer's Handbook*, literature number SCAA012A.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

A24 A25 A25 A27 A27 A28 A29 A23 🗆 90 🛛 B22 1 A22 🗆 2 89 🏳 B21 A21 🗆 GND 3 88 GND 🗆 🛛 B20 87 4 A20 🗆 🟳 B19 86 5 A19 A18 A17 A16 A16 A15 A14 A17 🛛 B18 6 85 □ B17 7 84 □ B16 8 83 82 🗆 B15 9 🗆 B14 10 81 80 🛛 B13 11 A13 [ 12 A12 [ 13 A11 [ 14 🗅 B12 79 78 🗘 B11 □ B10 77 A10 🗆 15 76 🛛 GND GND [ 16 75 🗖 B9 A9 🗌 17 74 🗆 B8 A8 🗆 18 73 🛛 B7 A7 🗌 19 72 🗘 V<sub>CC</sub> V<sub>ÇC</sub> 🛛 20 71 🛛 B6 ĂĞ □ 21 □ B5 70 A5 || A4 || A3 || 🗅 В4 22 69 23 68 🗆 B3 24 67 🗅 GND GND [ □ B2 25 66 A2 🗆 🗅 B1 26 65 A1 🗆 <u> В0</u> 27 64 EFB 28 63 62 🛛 AEB 29 61 🗅 AFB 30 

PCB PACKAGE (TOP VIEW)

NC – No internal connection



SN74ABT3612



NC – No internal connection

<sup>†</sup>Uses Yamaichi socket IC51-1324-828



### functional block diagram





### **Terminal Functions**

PIN NAME	I/O	DESCRIPTION
A0-A35	I/O	Port-A data. The 36-bit bidirectional data port for side A.
AEA	O (port A)	Port-A almost-empty flag. Programmable flag synchronized to CLKA. AEA is low when the number of words in FIFO2 is less than or equal to the value in offset register X.
AEB	O (port B)	Port-B almost-empty flag. Programmable flag synchronized to CLKB. AEB is low when the number of words in FIFO1 is less than or equal to the value in offset register X.
AFA	O (port A)	Port-A almost-full flag. Programmable flag synchronized to CLKA. AFA is low when the number of empty locations in FIFO1 is less than or equal to the value in offset register X.
AFB	O (port B)	Port-B almost-full flag. Programmable flag synchronized to CLKB. AFB is low when the number of empty locations in FIFO2 is less than or equal to the value in offset register X.
B0-B35	I/O	Port-B data. The 36-bit bidirectional data port for side B.
CLKA	I	Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. EFA, FFA, AFA, and AEA are synchronized to the low-to-high transition of CLKA.
CLKB	I	Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. EFB, FFB, AFB, and AEB are synchronized to the low-to-high transition of CLKB.
CSA	I	Port-A chip select. CSA must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0–A35 outputs are in the high-impedance state when CSA is high.
CSB	I	Port-B chip select. CSB must be low to enable a low-to-high transition of CLKB to read or write data on port B. The B0–B35 outputs are in the high-impedance state when CSB is high.
EFA	O (port A)	Port-A empty flag. EFA is synchronized to the low-to-high transition of CLKA. When EFA is low, FIFO2 is empty and reads from its memory are disabled. Data can be read from FIFO2 to the output register when EFA is high. EFA is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after data is loaded into empty FIFO2 memory.
EFB	O (port B)	Port-B empty flag. EFB is synchronized to the low-to-high transition of CLKB. When EFB is low, FIFO1 is empty and reads from its memory are disabled. Data can be read from FIFO1 to the output register when EFB is high. EFB is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after data is loaded into empty FIFO1 memory.
ENA	I	Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A.
ENB	I	Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B.
FFA	O (port A)	Port-A full flag. FFA is synchronized to the low-to-high transition of CLKA. When FFA is low, FIFO1 is full and writes to its memory are disabled. FFA is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after reset.
FFB	O (port B)	Port-B full flag. FFB is synchronized to the low-to-high transition of CLKB. When FFB is low, FIFO2 is full and writes to its memory are disabled. FFB is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after reset.
FS1, FS0	I	Flag-offset selects. The low-to-high transition of RST latches the values of FS0 and FS1, which selects one of four preset values for the almost-empty flag and almost-full flag offset.
MBA	I	Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. When the A0–A35 outputs are active, a high level on MBA selects data from the mail2 register for output and a low level selects FIFO2 output register data for output.
MBB	I	Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0–B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO1 output register data for output.
MBF1	ο	Mail1 register flag. MBF1 is set low by the low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1 is low. MBF1 is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. MBF1 is set high when the device is reset.



### SN74ABT3612 $64 \times 36 \times 2$ CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY

SCBS129F - JULY 1992 - REVISED FEBRUARY 1996

### **Terminal Functions (Continued)**

PIN NAME	I/O	DESCRIPTION
MBF2	0	Mail2 register flag. MBF2 is set low by the low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while MBF2 is low. MBF2 is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. MBF2 is set high when the device is reset.
ODD/ EVEN	Ι	Odd/even parity select. Odd parity is checked on each port when ODD/EVEN is high and even parity is checked when ODD/EVEN is low. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a read operation.
PEFA	O (port A)	Port-A parity error flag. When any byte applied to $A0-A35$ fails parity, PEFA is low. Bytes are organized as $A0-A8$ , $A9-A17$ , $A18-A26$ , and $A27-A35$ , with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of ODD/EVEN. The parity trees used to check the $A0-A35$ inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA. Therefore, if a mail2 read with parity generation is set up by having W/RA low, MBA high, and PGA high, PEFA is forced high regardless of the state of the $A0-A35$ inputs.
PEFB	O (port B)	Port-B parity error flag. When any byte applied to terminals B0–B35 fails parity, PEFB is low. Bytes are organized as B0–B8, B9–B17, B18–B26, and B27–B35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of ODD/EVEN. The parity trees used to check the B0–B35 inputs are shared by the mail1 register to generate parity if parity generation is selected by PGB. Therefore, if a mail1 read with parity generation is set up by having W/RB low, MBB high, and PGB high, PEFB is forced high regardless of the state of the B0–B35 inputs.
PGA	I	Port-A parity generation. Parity is generated for data reads from port A when PGA is high. The type of parity generated is selected by the state of ODD/EVEN. Bytes are organized as A0–A8, A9–A17, A18–A26, and A27–A35. The generated parity bits are output in the most significant bit of each byte.
PGB	I	Port-B parity generation. Parity is generated for data reads from port B when PGB is high. The type of parity generated is selected by the state of ODD/EVEN. Bytes are organized as B0–B8, B9–B17, B18–B26, and B27–B35. The generated parity bits are output in the most significant bit of each byte.
RST	I	Reset. To reset the device, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while RST is low. This sets AFA, AFB, MBF1, and MBF2 high and EFA, EFB, AEA, AEB, FFA, and FFB low. The low-to-high transition of RST latches the status of FS1 and FS0 to select almost-full flag and almost-empty flag offset.
W/RA	I	Port-A write/read select. W/RA high selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The A0-A35 outputs are in the high-impedance state when W/RA is high.
W/RB	I	Port-B write/read select. W/RB high selects a write operation and a low selects a read operation on port B for a low-to-high transition of CLKB. The B0-B35 outputs are in the high-impedance state when W/RB is high.

### detailed description

#### reset

The SN74ABT3612 is reset by taking the reset (RST) input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. RST can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of each FIFO and forces the full flags (FFA, FFB) low, the empty flags (EFA, EFB) low, the almost-empty flags (AEA, AEB) low, and the almost-full flags (AFA, AFB) high. A reset also forces the mailbox flags (MBF1, MBF2) high. After a reset, FFA is set high after two low-to-high transitions of CLKA and FFB is set high after two low-to-high transitions of CLKB. The device must be reset after power up before data is written to its memory.

A low-to-high transition on RST loads the almost-full and almost-empty offset register (X) with the value selected by the flag-select (FS0, FS1) inputs. The values that can be loaded into the register are shown in Table 1.



### reset (continued)

FS1	FS0	RST	ALMOST-FULL AND ALMOST-EMPTY FLAG OFFSET REGISTER (X)
н	Н	↑	16
н	L	$\uparrow$	12
L	Н	$\uparrow$	8
L	L	$\uparrow$	4

#### **Table 1. Flag Programming**

### **FIFO** write/read operation

The state of the port-A data (A0–A35) outputs is controlled by the port-A chip select ( $\overline{CSA}$ ) and the port-A write/read select ( $W/\overline{RA}$ ). The A0–A35 outputs are in the high-impedance state when either  $\overline{CSA}$  or  $W/\overline{RA}$  is high. The A0–A35 outputs are active when both  $\overline{CSA}$  and  $W/\overline{RA}$  are low. Data is loaded into FIFO1 from the A0–A35 inputs on a low-to-high transition of CLKA when  $\overline{CSA}$  is low,  $W/\overline{RA}$  is high, ENA is high, MBA is low, and  $\overline{FFA}$  is high. Data is read from FIFO2 to the A0–A35 outputs by a low-to-high transition of CLKA when  $\overline{CSA}$  is low,  $W/\overline{RA}$  is low, ENA is high, MBA is low, and  $\overline{EFA}$  is high (see Table 2).

CSA	W/RA	ENA	MBA	CLKA	A0-A35 OUTPUTS	PORT FUNCTION
Н	Х	Х	Х	Х	In high-impedance state	None
L	н	L	х	х	In high-impedance state	None
L	н	н	L	$\uparrow$	In high-impedance state	FIFO1 write
L	н	н	н	$\uparrow$	In high-impedance state Mail1 write	
L	L	L	L	х	Active, FIFO2 output register	None
L	L	н	L	$\uparrow$	Active, FIFO2 output register	FIFO2 read
L	L	L	н	х	Active, mail2 register	None
L	L	Н	Н	$\uparrow$	Active, mail2 register	Mail2 read (set MBF2 high)

#### Table 2. Port-A Enable Function Table

The port-B control signals are identical to those of port A. The state of the port-B data (B0–B35) outputs is controlled by the port-B chip select ( $\overline{CSB}$ ) and the port-B write/read select (W/RB). The B0–B35 outputs are in the high-impedance state when either  $\overline{CSB}$  or W/RB is high. The B0–B35 outputs are active when both  $\overline{CSB}$  and W/RB are low.

Data is loaded into FIFO2 from the B0–B35 inputs on a low-to-high transition of CLKB when  $\overline{CSB}$  is low, W/RB is high, ENB is high, MBB is low, and  $\overline{FFB}$  is high. Data is read from FIFO1 to the B0–B35 outputs by a low-to-high transition of CLKB when  $\overline{CSB}$  is low, W/RB is low, ENB is high, MBB is high, and  $\overline{EFB}$  is high (see Table 3).

The setup- and hold-time constraints to the port clocks for the port-chip selects ( $\overline{CSA}$ ,  $\overline{CSB}$ ) and write/read selects ( $W/\overline{R}A$ ,  $W/\overline{R}B$ ) are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port-chip select and write/read select can change states during the setup- and hold-time window of the cycle.



#### FIFO write/read operation (continued)

CSB	W/RB	ENB	MBB	CLKB	B0-B35 OUTPUTS	PORT FUNCTION
Н	Х	Х	Х	Х	In high-impedance state	None
L	н	L	х	х	In high-impedance state	None
L	н	Н	L	$\uparrow$	In high-impedance state	FIFO2 write
L	н	Н	н	$\uparrow$	In high-impedance state Mail2 write	
L	L	L	L	х	Active, FIFO1 output register	None
L	L	Н	L	$\uparrow$	Active, FIFO1 output register	FIFO1 read
L	L	L	Н	х	Active, mail1 register	None
L	L	Н	Н	Ŷ	Active, mail1 register	Mail1 read (set MBF1 high)

Table 3. Port-B Enable Function Table

### synchronized FIFO flags

Each FIFO flag is synchronized to its port clock through two flip-flop stages. This is done to improve flag reliability by reducing the probability of metastable events on the output when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1996 High-Performance FIFO Memories Data Book, literature number SCAD003C). EFA, AEA, FFA, and AFA are synchronized to CLKA. EFB, AEB, FFB, and AFB are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

NUMBER OF WORDS		RONIZED CLKB	SYNCHRONIZED TO CLKA		
	EFB	AEB	AFA	FFA	
0	L	L	н	Н	
1 to X	н	L	н	Н	
(X +1) to [64 – (X +1)]	н	Н	н	Н	
(64 – X) to 63	н	Н	L	Н	
64	н	Н	L	L	

Table 4. FIFO1 Flag Operation

<sup>†</sup> X is the value in the almost-empty flag and almost-full flag offset register.

NUMBER OF WORDS		RONIZED CLKA	SYNCHRONIZED TO CLKB		
	EFA	AEA	AFB	FFB	
0	L	L	Н	Н	
1 to X	Н	L	н	н	
(X +1) to [64 – (X +1)]	н	н	н	Н	
(64 – X) to 63	Н	Н	L	н	
64	Н	Н	L	L	

<sup>†</sup> X is the value in the almost-empty flag and almost-full flag offset register.



### empty flags (EFA, EFB)

The empty flags of a FIFO is synchronized to the port clock that reads data from its array. When the empty flag is high, new data can be read to the FIFO output register. When the empty flag is low, the FIFO is empty and attempted FIFO reads are ignored.

The read pointer of a FIFO is incremented each time a new word is clocked to the output register. The state machine that controls an empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty+1, or empty+2. A word written to a FIFO can be read to the FIFO output register in a minimum of three cycles of the empty flag synchronizing clock; therefore, an empty flag is low if a word in memory is the next data to be sent to the FIFO output register and two cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The empty flag of the FIFO is set high by the second low-to-high transition of the synchronizing clock and the new data word can be read to the FIFO output register in the following cycle.

A low-to-high transition on an empty flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time  $t_{sk1}$ , or greater, after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 6 and 7).

### full flags (FFA, FFB)

The full flag of a FIFO is synchronized to the port clock that writes data to its array. When the full flag is high, a memory location is free in the SRAM to receive new data. No memory locations are free when the full flag is low and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, the write pointer is incremented. The state machine that controls the full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full–1, or full–2. From the time a word is read from a FIFO, the previous memory location is ready to be written in a minimum of three cycles of the full flag synchronizing clock; therefore, a full flag is low if less than two cycles of the full-flag synchronizing clock have elapsed since the next memory write location has been read. The second low-to-high transition on the full-flag synchronizing clock after the read sets the full flag high and data can be written in the following clock cycle.

A low-to-high transition on a full-flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time  $t_{sk1}$ , or greater, after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 8 and 9).

### almost-empty flags (AEA, AEB)

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost empty+2. The almost-empty state is defined by the value of the almost-full and almost-empty offset register (X). This register is loaded with one of four preset values during a device reset (see *reset*). An almost-empty flag is low when the FIFO contains X or less words in memory and is high when the FIFO contains (X + 1) or more words.

Two low-to-high transitions of the almost-empty flag synchronizing clock are required after a FIFO write for the almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing (X + 1) or more words remains low if two cycles of the synchronizing clock have not elapsed since the write that filled the memory to the (X + 1) level. An almost-empty flag is set high by the second low-to-high transition of the synchronizing clock after the FIFO write that fills memory to the (X + 1) level. A low-to-high transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time  $t_{sk2}$ , or greater, after the write that fills the FIFO to (X + 1) words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 11 and 12).



almost-full flags (AFA, AFB)

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full–1, or almost full–2. The almost-full state is defined by the value of the almost-full and almost-empty offset register (X). This register is loaded with one of four preset values during a device reset (see *reset*). An almost-full flag is low when the FIFO contains (64 - X) or more words in memory and is high when the FIFO contains [64 - (X + 1)] or less words.

Two low-to-high transitions of the almost-full flag synchronizing clock are required after a FIFO read for the almost-full flag to reflect the new level of fill; therefore, the almost-full flag of a FIFO containing [64 - (X + 1)] or less words remains low if two cycles of the synchronizing clock have not elapsed since the read that reduced the number of words in memory to [64 - (X + 1)]. An almost-full flag is set high by the second low-to-high transition of the synchronizing clock after the FIFO read that reduces the number of words in memory to [64 - (X + 1)]. A low-to-high transition of an almost-full flag synchronizing clock begins the first synchronization cycle if it occurs at time  $t_{sk2}$ , or greater, after the read that reduces the number of words in memory to [64 - (X + 1)]. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 13 and 14).

### mailbox registers

Each FIFO has a 36-bit bypass register to pass command and control information between port A and port B without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port-data-transfer operation. A low-to-high transition on CLKA writes A0–A35 data to the mail1 register when a port-A write is selected by  $\overline{CSA}$ , W/RA, and ENA and MBA is high. A low-to-high transition on CLKB writes B0–B35 data to the mail2 register when a port-B write is selected by  $\overline{CSB}$ , W/RB, and ENB and MBB is high. Writing data to a mail register sets the corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while the mail flag is low.

When a port's data outputs are active, the data on the bus comes from the FIFO output register when the port mailbox-select input (MBA, MBB) is low and from the mail register when MBA/MBB is high. The mail1 register flag ( $\overline{MBF1}$ ) is set high by a low-to-high transition on CLKB when a port-B read is selected by  $\overline{CSB}$ , W/RB, and ENB and MBB is high. The mail2 register flag ( $\overline{MBF2}$ ) is set high by a low-to-high transition on CLKB when a port-B read is selected by  $\overline{CSB}$ , W/RB, and port-A read is selected by  $\overline{CSA}$ , W/RA, and ENA and MBA is high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.

#### parity checking

The port-A inputs (A0–A35) and port-B inputs (B0–B35) each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the input bus is reported by a low level on the port-parity-error flag (PEFA, PEFB). Odd- or even-parity checking can be selected and the parity-error flags can be ignored if this feature is not desired.

Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more bytes of a port is reported by a low level on the corresponding PEFA, PEFB. Port-A bytes are arranged as A0–A8, A9–A17, A18–A26, and A27–A35, with the most significant bit of each byte used as the parity bit. Port-B bytes are arranged as B0–B8, B9–B17, B18–B26, and B27–B35, with the most significant bit of each byte used as the parity bit. When odd/even parity is selected, PEFA, PEFB is low if any byte on the port has an odd/even number of low levels applied to the bits.

The four parity trees used to check the A0–A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads (PGA = high). When a port-A read from the mail2 register with parity generation is selected with W/RA low, CSA low, ENA high, MBA high, and PGA high, PEFA is held high regardless of the levels applied to the A0–A35 inputs. Likewise, the parity trees used to check the B0–B35 inputs are shared by the mail1 register when parity generation is selected for port-B reads (PGB = high). When a port-B read from the mail1 register with parity generation is selected with W/RB low, CSB low, ENB high, and PGB high, PEFB is held high regardless of the levels applied to the B0–B35 inputs.



#### parity generation

A high level on the port-A parity-generate select (PGA) or port-B parity-generate select (PGB) enables the SN74ABT3612 to generate parity bits for port reads from a FIFO or mailbox register. Port-A bytes are arranged as A0–A8, A9–A17, A18–A26, and A27–A35, with the most significant bit of each byte used as the parity bit. Port-B bytes are arranged as B0–B8, B9–B17, B18–B26, and B27–B35, with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all 36 inputs regardless of the state of the parity-generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/EVEN select. The generated parity bits are substituted for the levels originally written to the most significant bits of each byte as the word is read to the data outputs.

Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. Therefore, the port-A parity generate select (PGA) and odd/even parity select (ODD/EVEN) have setup- and hold-time constraints to the port-A clock (CLKA) and the port-B parity generate select (PGB) and ODD/EVEN have setup- and hold-time constraints to the port-B clock (CLKB). These timing constraints only apply for a rising clock edge used to read a new word to the FIFO output register.

The circuit used to generate parity for the mail1 data is shared by the port-B bus (B0–B35) to check parity and the circuit used to generate parity for the mail2 data is shared by the port-A bus (A0–A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when W/RA, W/RB is low; MBA, MBB is high;  $\overline{CSA}$ ,  $\overline{CSB}$  is low; ENA, ENB is high; and PGA, PGB is high. Generating parity for mail-register data does not change the contents of the register.



### SN74ABT3612 $64 \times 36 \times 2$ CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY

SCBS129F - JULY 1992 - REVISED FEBRUARY 1996



Figure 1. Device Reset Loading the X Register With the Value of Eight





Figure 2. Port-A Write-Cycle Timing for FIFO1





Figure 3. Port-B Write-Cycle Timing for FIFO2





<sup>†</sup>Read from FIFO1







<sup>†</sup>Read from FIFO2

Figure 5. Port-A Read-Cycle Timing for FIFO2



SN74ABT3612  $64 \times 36 \times 2$ 

# CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCBS129F – JULY 1992 – REVISED FEBRUARY 1996



<sup>+</sup> t<sub>sk1</sub> is the minimum time between a rising CLKA edge and a rising CLKB edge for EFB to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than t<sub>sk1</sub>, the transition of EFB high may occur one CLKB cycle later than shown.

Figure 6. EFB-Flag Timing and First Data Read When FIFO1 Is Empty





<sup>+</sup> t<sub>sk1</sub> is the minimum time between a rising CLKB edge and a rising CLKA edge for EFA to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than t<sub>sk1</sub>, the transition of EFA high may occur one CLKA cycle later than shown.

Figure 7. EFA-Flag Timing and First Data Read When FIFO2 Is Empty



SN74ABT3612 64 × 36 × 2 EIRST IN EIRST OUT MEMORY

## **CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY**

SCBS129F - JULY 1992 - REVISED FEBRUARY 1996



<sup>+</sup> t<sub>sk1</sub> is the minimum time between a rising CLKB edge and a rising CLKA edge for FFA to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than t<sub>sk1</sub>, FFA may transition high one CLKA cycle later than shown.

Figure 8. FFA-Flag Timing and First Available Write When FIFO1 Is Full





<sup>†</sup> t<sub>sk1</sub> is the minimum time between a rising CLKA edge and a rising CLKB edge for FFB to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than t<sub>sk1</sub>, FFB may transition high one CLKB cycle later than shown.

Figure 9. FFB-Flag Timing and First Available Write When FIFO2 Is Full



 $\begin{array}{r} \mathsf{SN74ABT3612} \\ \mathsf{64}\times\mathsf{36}\times\mathsf{2} \end{array}$ 

**CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY** 



<sup>†</sup> t<sub>sk2</sub> is the minimum time between a rising CLKA edge and a rising CLKB edge for AEB to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than t<sub>sk2</sub>, AEB may transition high one CLKB cycle later than shown.
NOTE A: FIFO1 write (CSA = L, W/RA = H, MBA = L), FIFO1 read (CSB = L, W/RB = L, MBB = L).





<sup>+</sup> t<sub>sk2</sub> is the minimum time between a rising CLKB edge and a rising CLKA edge for AEA to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than t<sub>sk2</sub>, AEA may transition high one CLKA cycle later than shown.
NOTE A: FIFO2 write (CSB = L, W/RB = H, MBB = L), FIFO2 read (CSA = L, W/RA = L, MBA = L).

### Figure 11. Timing for AEA When FIFO2 Is Almost Empty



### SN74ABT3612 $64 \times 36 \times 2$ **CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY**

SCBS129F - JULY 1992 - REVISED FEBRUARY 1996



 $^{\dagger}$  t<sub>sk2</sub> is the minimum time between a rising CLKA edge and a rising CLKB edge for AFA to transition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tsk2, AFA may transition high one CLKB cycle later than shown. NOTE A: FIFO1 write  $\overline{(CSA = L, W/RA = H, MBA = L)}$ , FIFO1 read  $\overline{(CSB = L, W/RB = L, MBB = L)}$ .



Figure 12. Timing for AFA When FIFO1 Is Almost Full

<sup>+</sup> t<sub>sk2</sub> is the minimum time between a rising CLKB edge and a rising CLKA edge for AFB to transition high in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tsk2. AFB may transition high one CLKA cycle later than shown. NOTE A: FIFO2 write (CSB = L, W/RB= H, MBB = L), FIFO2 read (CSA = L, W/RA = L, MBA = L).





SN74ABT3612  $64 \times 36 \times 2$ 

# CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCBS129F – JULY 1992 – REVISED FEBRUARY 1996



NOTE A: Port-B parity generation off (PGB = L)







NOTE A: Port-A parity generation off (PGA = L)





SN74ABT3612  $64 \times 36 \times 2$ 

# CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCBS129F – JULY 1992 – REVISED FEBRUARY 1996





NOTE A: CSA = L, ENA = H









### SN74ABT3612 $64 \times 36 \times 2$ **CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY**

SCBS129F - JULY 1992 - REVISED FEBRUARY 1996



NOTE A: ENA = H





NOTE A: ENB = H





### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

$ \begin{array}{llllllllllllllllllllllllllllllllllll$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

### recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
ЮН	High-level output current		-4	mA
I <sub>OL</sub>	Low-level output current		8	mA
Т <sub>А</sub>	Operating free-air temperature	0	70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CO	ONDITIONS		MIN	түр‡	MAX	UNIT
VOH	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -4 mA			2.4			V
VOL	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 8 mA					0.5	V
lį	V <sub>CC</sub> = 5.5 V,	VI = VCC  or  0					±50	μA
I <sub>OZ</sub>	$V_{CC} = 5.5 V,$	$V_{O} = V_{CC} \text{ or } 0$					±50	μA
				Outputs high			60	mA
ICC	$V_{CC} = 5.5 V,$	$I_{O} = 0 mA$ ,	$V_I = V_{CC} \text{ or } GND$	Outputs low			130	mA
				Outputs disabled			60	mA
Ci	$V_{I} = 0,$	f = 1 MHz				4		pF
Co	V <sub>O</sub> = 0,	f = 1 MHz				8		pF

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V,  $T_A = 25^{\circ}C$ .



#### timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 19)

		′ABT3612-15		´ABT36	612-20	´ABT36	612-30	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency, CLKA or CLKB		66.7		50		33.4	MHz
t <sub>c</sub>	Clock cycle time, CLKA or CLKB	15		20		30		ns
<sup>t</sup> w(CLKH)	Pulse duration, CLKA and CLKB high	6		8		12		ns
<sup>t</sup> w(CLKL)	Pulse duration, CLKA and CLKB low	6		8		12		ns
<sup>t</sup> su(D)	Setup time, A0–A35 before CLKA $\uparrow$ and B0–B35 before CLKB $\uparrow$	4		5		6		ns
<sup>t</sup> su(EN1)	Setup time, CSA, W/RA before CLKA↑; CSB, W/RB before CLKB↑	6		6		7		ns
<sup>t</sup> su(EN2)	Setup time, ENA before CLKA <sup>↑</sup> ; ENB before CLKB <sup>↑</sup>	4		5		6		ns
<sup>t</sup> su(EN3)	Setup time, MBA before CLKA <sup>↑</sup> ; MBB before CLKB <sup>↑</sup>	4		5		6		ns
<sup>t</sup> su(PG)	Setup time, ODD/EVEN and PGA before CLKA <sup>↑</sup> ; ODD/EVEN and PGB before CLKB <sup>↑†</sup>	4		5		6		ns
<sup>t</sup> su(RS)	Setup time, RST low before CLKA <sup>↑</sup> or CLKB <sup>↑‡</sup>	5		6		7		ns
<sup>t</sup> su(FS)	Setup time, FS0 and FS1 before RST high	5		6		7		ns
<sup>t</sup> h(D)	Hold time, A0–A35 after CLKA $\uparrow$ and B0–B35 after CLKB $\uparrow$	2.5		2.5		2.5		ns
<sup>t</sup> h(EN1)	Hold time, CSA, W/RA after CLKA1; CSB, W/RB after CLKB1	2		2		2		ns
<sup>t</sup> h(EN2)	Hold time, ENA after CLKA $\uparrow$ ; ENB after CLKB $\uparrow$	2.5		2.5		2.5		ns
<sup>t</sup> h(EN3)	Hold time, MBA after CLKA <sup>↑</sup> ; MBB after CLKB <sup>↑</sup>	1		1		1		ns
<sup>t</sup> h(PG)	Hold time, ODD/EVEN and PGA after CLKA↑; ODD/EVEN and PGB after CLKB↑ <sup>†</sup>	1		1		1		ns
<sup>t</sup> h(RS)	Hold time, RST low after CLKA↑ or CLKB↑‡	5		6		7		ns
<sup>t</sup> h(FS)	Hold time, FS0 and FS1 after RST high	4		4		4		ns
t <sub>sk1</sub> §	Skew time between CLKA $\uparrow$ and CLKB $\uparrow$ for EFA, EFB, FFA, and FFB	8		8		10		ns
t <sub>sk2</sub> §	Skew time between CLKA $\uparrow$ and CLKB $\uparrow$ for AEA, AEB, AFA, and AFB	9		16		20		ns

<sup>†</sup>Only applies for a clock edge that does a FIFO read

‡ Requirement to count the clock edge as one of at least four needed to reset a FIFO

§ Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.



# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 30 \text{ pF}$ (see Figures 1 through 19)

		′ABT3612-15		′ABT3612-20		′ABT3612-30		
	PARAMETER		MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> a	Access time, CLKA↑ to A0–A35 and CLKB↑ to B0–B35	2	10	2	12	2	15	ns
<sup>t</sup> pd(C-FF)	Propagation delay time, CLKA↑ to FFA and CLKB↑ to FFB	2	10	2	12	2	15	ns
<sup>t</sup> pd(C-EF)	Propagation delay time, CLKA↑ to EFA and CLKB↑ to EFB	2	10	2	12	2	15	ns
<sup>t</sup> pd(C-AE)	Propagation delay time, CLKA $\uparrow$ to $\overline{AEA}$ and CLKB $\uparrow$ to $\overline{AEB}$	2	10	2	12	2	15	ns
<sup>t</sup> pd(C-AF)	Propagation delay time, CLKA↑ to AFA and CLKB↑ to AFB	2	10	2	12	2	15	ns
<sup>t</sup> pd(C-MF)	Propagation delay time, CLKA↑ to MBF1 low or MBF2 high and CLKB↑ to MBF2 low or MBF1 high	1	9	1	12	1	15	ns
<sup>t</sup> pd(C-MR)	Propagation delay time, CLKA $\uparrow$ to B0–B35 $\uparrow$ and CLKB $\uparrow$ to A0–A35 $\ddagger$	3	11	3	13	3	15	ns
<sup>t</sup> pd(M-DV)	Propagation delay time, MBA to A0–A35 valid and MBB to B0–B35 valid	1	11	1	11.5	1	12	ns
<sup>t</sup> pd(D-PE)	Propagation delay time, A0-A35 valid to PEFA valid; B0-B35 valid to PEFB valid	3	10	3	11	3	13	ns
<sup>t</sup> pd(O-PE)	Propagation delay time, ODD/EVEN to PEFA and PEFB	3	11	3	12	3	14	ns
<sup>t</sup> pd(O-PB) <sup>§</sup>	Propagation delay time, ODD/EVEN to parity bits (A8, A17, A26, A35) and (B8, B17, B26, B35)	2	11	2	12	2	14	ns
<sup>t</sup> pd(E-PE)	Propagation delay time, W/RA, CSA, ENA, MBA, or PGA to PEFA; W/RB, CSB, ENB, MBB, or PGB to PEFB	1	11	1	12	1	14	ns
<sup>t</sup> pd(E-PB) <sup>§</sup>	Propagation delay time, W/RA, CSA, ENA, MBA, or PGA to parity bits (A8, A17, A26, A35); W/RB, CSB, ENB, MBB, or PGB to parity bits (B8, B17, B26, B35)	3	12	3	13	3	14	ns
<sup>t</sup> pd(R-F)	Propagation delay time, RST to (AEA, AEB) low and (AFA, AFB, MBF1, MBF2) high.	1	15	1	20	1	30	ns
t <sub>en</sub>	Enable time, $\overline{\text{CSA}}$ and $W/\overline{\text{RA}}$ low to A0–A35 active and $\overline{\text{CSB}}$ low and $\overline{W}/\text{RB}$ high to B0–B35 active	2	10	2	12	2	14	ns
<sup>t</sup> dis	Disable time, $\overline{CSA}$ or W/RA high to A0–A35 at high impedance and $\overline{CSB}$ high or W/RB low to B0–B35 at high impedance	1	8	1	9	1	11	ns

 $^\dagger$  Writing data to the mail1 register when the B0–B35 outputs are active and MBB is high

<sup>‡</sup>Writing data to the mail2 register when the A0–A35 outputs are active and MBA is high

§ Only applies when reading data from a mail register



### TYPICAL CHARACTERISTICS



Figure 20

### calculating power dissipation

The  $I_{CC(f)}$  current for the graph in Figure 20 was taken while simultaneously reading and writing the FIFO on the SN74ACT3612 with CLKA and CLKB set to  $f_{clock}$ . All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel is known, the power dissipation can be calculated with the equation below.

With  $I_{CC(f)}$  taken from Figure 20, the maximum dynamic power dissipation (P<sub>D</sub>) of the SN74ABT3612 can be calculated by:

$$\mathsf{P}_\mathsf{D} = \mathsf{V}_\mathsf{CC} \times \mathsf{I}_\mathsf{CC}(\mathsf{f}) + \Sigma(\mathsf{C}_\mathsf{L} \times \mathsf{V}_\mathsf{CC} \times (\mathsf{V}_\mathsf{OH} - \mathsf{V}_\mathsf{OL}) \times \mathsf{f}_\mathsf{o})$$

where:

C<sub>L</sub> = output capacitive load

 $f_0$  = switching frequency of an output

V<sub>OH</sub> = high-level output voltage

 $V_{OL}$  = low-level output voltage

When no reads or writes are occurring on the SN74ABT3612, the power dissipated by a single clock (CLKA or CLKB) input running at frequency  $f_{clock}$  is calculated by:

 $P_T = V_{CC} \times f_{clock} \times 0.29 \text{ mA/MHz}$ 













#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated