
- Member of the Texas Instruments Widebus ™ Family
- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Two Separate 512 × 18 Clocked FIFOs Buffering Data in Opposite Directions
- IRA and ORA Synchronized to CLKA
- IRB and ORB Synchronized to CLKB

- Microprocessor Interface Control Logic
- Programmable Almost-Full/Almost-Empty Flags
- Fast Access Times of 9 ns With a 50-pF Load and Simultaneous Switching Data Outputs
- Data Rates up to 80 MHz
- Advanced BiCMOS Technology
- Available in 80-Pin Quad Flat (PH) and Space-Saving 80-Pin Thin Quad Flat (PN) Packages





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated

(TOP VIEW) WENA WENB CLKA RENA RENB CLKB W/RB W/RA GND VCC VCC ORB ORA GND 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 AF/AEA AF/AEB 1 60 L 02 HFA 59 L HFB IRA IRB h 3 58 GND GND 4 57 A0 B0 5 56 Π A1 76 Β1 55 🗌 V<sub>CC</sub> 7 54 Vcc B2 A2 8 П 53 A3 h. 9 52 C B3 GND 51 [ GND ∐ 10 11 50 [ A4 B4 A5 12 49 [ B5 48 [ GND 13 GND 14 47 A6 B6 A7 46 B7 15 GND GND 16 45 L 17 44 [ A8 **B**8 Α9 18 43 B9 19 42 Vcc Vcc 20 A10 41 B10 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 

**PN PACKAGE** 

#### description

A FIFO memory is a storage device that allows data to be read from its array in the same order it is written. The SN74ABT7819 is a high-speed, low-power BiCMOS bidirectional clocked FIFO memory. Two independent  $512 \times 18$  dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions, a half-full flag, and a programmable almost-full/almost-empty flag.

The SN74ABT7819 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The state of the A0–A17 outputs is controlled by  $\overline{CSA}$  and  $W/\overline{RA}$ . When both  $\overline{CSA}$  and  $W/\overline{RA}$  are low, the outputs are active. The A0–A17 outputs are in the high-impedance state when either  $\overline{CSA}$  or  $W/\overline{RA}$  is high. Data is written to FIFOA–B from port A on the low-to-high transition of CLKA when  $\overline{CSA}$  is low,  $W/\overline{RA}$  is high, WENA is high, and the IRA flag is high. Data is read from FIFOB–A to the A0–A17 outputs on the low-to-high transition of CLKA when  $\overline{CSA}$  is low,  $W/\overline{RA}$  is high. The state of CLKA when  $\overline{CSA}$  is low,  $W/\overline{RA}$  is high. The state of CLKA when  $\overline{CSA}$  is low,  $W/\overline{RA}$  is high. The state of CLKA when  $\overline{CSA}$  is low,  $W/\overline{RA}$  is high. The state of CLKA when  $\overline{CSA}$  is low,  $W/\overline{RA}$  is low, RENA is high, and the ORA flag is high.



#### description (continued)

The state of the B0–B17 outputs is controlled by  $\overline{CSB}$  and  $W/\overline{RB}$ . When both  $\overline{CSB}$  and  $W/\overline{RB}$  are low, the outputs are active. The B0–B17 outputs are in the high-impedance state when either  $\overline{CSB}$  or  $W/\overline{RB}$  is high. Data is written to FIFOB–A from port B on the low-to-high transition of CLKB when  $\overline{CSB}$  is low,  $W/\overline{RB}$  is high, WENB is high, and the IRB flag is high. Data is read from FIFOA–B to the B0–B17 outputs on the low-to-high transition of CLKB when  $\overline{CSB}$  is low,  $W/\overline{RB}$  is low, RENB is high, and the ORB flag is high.

The setup- and hold-time constraints for the chip selects ( $\overline{CSA}$ ,  $\overline{CSB}$ ) and write/read selects ( $W/\overline{RA}$ ,  $W/\overline{RB}$ ) enable write and read operations on memory and are not related to the high-impedance control of the data outputs. If a port read enable (RENA or RENB) and write enable (WENA or WENB) are set low during a clock cycle, the chip select and write/read select can switch at any time during the cycle to change the state of the data outputs.

The input-ready and output-ready flags of a FIFO are two-stage synchronized to the port clocks for use as reliable control signals. CLKA synchronizes the status of the input-ready flag of FIFOA–B (IRA) and the output-ready flag of FIFOB–A (ORA). CLKB synchronizes the status of the input-ready flag of FIFOB–A (IRB) and the output-ready flag of FIFOA–B (ORB). When the input-ready flag of a port is low, the FIFO receiving input from the port is full and writes are disabled to its array. When the output-ready flag of a port is low, the FIFO that outputs data to the port is empty and reads from its memory are disabled. The first word loaded to an empty memory is sent to the FIFO output register at the same time its output-ready flag is asserted (high). When the memory is read empty and the output-ready flag is forced low, the last valid data remains on the FIFO outputs until the output-ready flag is asserted (high) again. In this way, a high on the output-ready flag indicates new data is present on the FIFO outputs.


The SN74ABT7819 is characterized for operation from 0°C to 70°C.



## SN74ABT7819 $512 \times 18 \times 2$ **CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY**

SCBS125D - JULY 1992 - REVISED SEPTEMBER 1995


#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the PH package.




#### functional block diagram





#### enable logic diagram (positive logic)



**FUNCTION TABLES** 

	SE	LECT INI	PUTS		A0-A17	PORT-A OPERATION				
CLKA	CSA	W/RA	WENA	RENA	AU-A17	FOR I-A OFERATION				
Х	Н	Х	Х	Х	High Z	None				
Ŷ	L	н	н	Х	High Z	Write A0-A17 to FIFOA-B				
Ŷ	L	L	Х	Н	Active	Read FIFOB-A to A0-A17				

	SE	LECT IN	PUTS		B0-B17	PORT-B OPERATION
CLKB	CSB	W/RB	WENB	RENB	BU-B1/	PORI-D OPERATION
Х	Н	Х	Х	Х	High Z	None
$\uparrow$	L	Н	Н	Х	High Z	Write B0-B17 to FIFOB-A
$\uparrow$	L	L	Х	Н	Active	Read FIFOA-B to B0-B17




#### **Terminal Functions**

PIN NAME	I/O	DESCRIPTION						
A0-A17	I/O	Port-A data. The 18-bit bidirectional data port for side A.						
AF/AEA	AF/AEAOFIFOA-B almost-full/almost-empty flag. Depth offsets can be programmed for AF/AEA or the default be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AEA is high when X (512 - Y) or more words are stored in FIFOA-B. AF/AEA is forced high when FIFOA-B is reset.							
AF/AEB	B O FIFOB-A almost-full/almost-empty flag. Depth offsets can be programmed for AF/AEB or the default value of 12 be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AEB is high when X or less wor (512 - Y) or more words are stored in FIFOB – A. AF/AEB is forced high when FIFOB – A is reset.							
B0-B17	I/O	Port-B data. The 18-bit bidirectional data port for side B.						
CLKA	Ι	Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A to its low-to-high transition and can be asynchronous or coincident to CLKB.						
CLKB	Ι	Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B to its low-to-high transition and can be asynchronous or coincident to CLKA.						
CSA	Port-A chip select. CSA must be low to enable a low-to-high transition of CLKA to either write data from A0- I FIFOA-B or read data from FIFOB-A to A0-A17. The A0-A17 outputs are in the high-impedance state when high.							
CSB	Ι	Port-B chip select. $\overline{\text{CSB}}$ must be low to enable a low-to-high transition of CLKB to either write data from B0–B17 to FIFOB–A or read data from FIFOA–B to B0–B17. The B0–B17 outputs are in the high-impedance state when $\overline{\text{CSB}}$ is high.						
HFA	0	FIFOA-B half-full flag. HFA is high when FIFOA-B contains 256 or more words and is low when FIFOA-B contains 255 or less words. HFA is set low after FIFOA-B is reset.						
HFB	0	FIFOB – A half-full flag. HFB is high when FIFOB – A contains 256 or more words and is low when FIFOB – A contains 255 or less words. HFB is set low after FIFOB – A is reset.						
IRA	0	Port-A input-ready flag. IRA is synchronized to the low-to-high transition of CLKA. When IRA is low, FIFOA – B is full and writes to its array are disabled. IRA is set low during a FIFOA – B reset and is set high on the second low-to-high transition of CLKA after reset.						
IRB	0	Port-B input-ready flag. IRB is synchronized to the low-to-high transition of CLKB. When IRB is low, FIFOB – A is full and writes to its array are disabled. IRB is set low during a FIFOB – A reset and is set high on the second low-to-high transition of CLKB after reset.						
ORA	0	Port-A output-ready flag. ORA is synchronized to the low-to-high transition of CLKA. When ORA is low, FIFOB – A is empty and reads from its array are disabled. The last valid word remains on the FIFOB – A outputs when ORA is low. Ready data is present for the A0–A17 outputs when ORA is high. ORA is set low during a FIFOB – A reset and goes high on the third low-to-high transition of CLKA after the first word is loaded to an empty FIFOB – A.						
ORB	0	Port-B output-ready flag. ORB is synchronized to the low-to-high transition of CLKB. When ORB is low, FIFOA–B is empty and reads from its array are disabled. The last valid word remains on the FIFOA–B outputs when ORB is low. Ready data is present for the B0–B17 outputs when ORB is high. ORB is set low during a FIFOA–B reset and goes high on the third low-to-high transition of CLKB after the first word is loaded to an empty FIFOA–B.						
PENA	I	AF/AEA program enable. After FIFOA – B is reset and before a word is written to its array, the binary value on A0 – A7 is latched as an AF/AEA offset when PENA is low and CLKA is high.						
PENB	I	AF/AEB program enable. After FIFOB – A is reset and before a word is written to its array, the binary value on B0–B7 is latched as an AF/AEB offset when PENB is low and CLKB is high.						
RENA	I	Port-A read enable. A high level on RENA enables data to be read from FIFOB-A on the low-to-high transition of CLKA when $\overline{\text{CSA}}$ is low, W/RA is low, and ORA is high.						
RENB	I	Port-B read enable. A high level on RENB enables data to be read from FIFOA-B on the low-to-high transition of CLKB when CSB is low, W/RB is low, and ORB is high.						
RSTA	I	FIFOA – B reset. To reset FIFOA – B, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while RSTA is low. This sets HFA low, IRA low, ORB low, and AF/AEA high.						
RSTB	I	FIFOB – A reset. To reset FIFOB – A, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while RSTB is low. This sets HFB low, IRB low, ORA low, and AF/AEB high.						
WENA	Ι	Port-A write enable. A high level on WENA enables data on A0–A17 to be written into FIFOA–B on the low-to-high transition of CLKA when W/RA is high, CSA is low, and IRA is high.						



**Terminal Functions (Continued)** 

PIN NAME	I/O	DESCRIPTION
WENB	I	Port-B write enable. A high level on WENB enables data on B0–B17 to be written into FIFOB – A on the low-to-high transition of CLKB when W/RB is high, $\overline{CSB}$ is low, and IRB is high.
W/RA	I	Port-A write/read select. A high on W/RA enables A0–A17 data to be written to FIFOA–B on a low-to-high transition of CLKA when WENA is high, CSA is low, and IRA is high. A low on W/RA enables data to be read from FIFOB–A on a low-to-high transition of CLKA when RENA is high, CSA is low, and ORA is high. The A0–A17 outputs are in the high-impedance state when W/RA is high.
W/RB	I	Port-B write/read select. A high on W/RB enables B0–B17 data to be written to FIFOB–A on a low-to-high transition of CLKB when WENB is high, CSB is low, and IRB is high. A low on W/RB enables data to be read from FIFOA–B on a low-to-high transition of CLKB when RENB is high, CSB is low, and ORB is high. The B0–B17 outputs are in the high-impedance state when W/RB is high.






<sup>†</sup>FIFOB – A is reset in the same manner.




**SN74ABT7819**  $512 \times 18 \times 2$ 

CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCBS125D – JULY 1992 – REVISED SEPTEMBER 1995



<sup>†</sup>Written to FIFOA-B

Figure 2. Write Timing – Port A



<sup>†</sup>Written to FIFOB-A








Figure 4. ORB-Flag Timing and First-Data-Word Fallthrough When FIFOA-B Is Empty<sup>†</sup>

<sup>†</sup>Operation of FIFOB-A is identical to that of FIFOA-B.







Figure 5. Write-Cycle and IRA-Flag Timing When FIFOA-B Is Full<sup>†</sup>

<sup>†</sup>Operation of FIFOB-A is identical to that of FIFOA-B.




**SN74ABT7819** 



<sup>†</sup>Read from FIFOB-A


Figure 6. Read Timing – Port A



<sup>†</sup>Read from FIFOA-B







CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT SCBS125D - JULY 1992 - REVISED SE

**SN74ABT7819** 

MEMO

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

offset values for AF/AE

The almost-full/almost-empty flag of each FIFO has two programmable limits: the almost-empty offset value (X) and the almost-full offset value (Y). They can be programmed from the input of the FIFO after it is reset and before a word is written to its memory. An AF/AE flag is high when its FIFO contains X or less words or (512 - Y) or more words.

To program the offset values for AF/AEA,  $\overline{PENA}$  is brought low after FIFOA–B is reset and only when CLKA is low. On the following low-to-high transition of CLKA, the binary value on A0–A7 is stored as the almost-empty offset value (X) and the almost-full offset value (Y). Holding  $\overline{PENA}$  low for another low-to-high transition of CLKA reprograms Y to the binary value on A0–A7 at the time of the second CLKA low-to-high transition.

During the first two CLKA cycles used for offset programming,  $\overline{PENA}$  can be brought high only when CLKA is low.  $\overline{PENA}$  can be brought high at any time after the second CLKA pulse used for offset programming returns low. A maximum value of 255 can be programmed for either X or Y (see Figure 9). To use the default values of X = Y = 128,  $\overline{PENA}$  must be tied high. No data is stored in FIFOA-B while the AF/AEA offsets are programmed. The AF/AEB flag is programmed in the same manner with  $\overline{PENB}$  enabling CLKB to program the offset values taken from B0-B7.




Figure 9. Programming X and Y Separately for AF/AEA



### **SN74ABT7819** $512 \times 18 \times 2$ **CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY**

SCBS125D - JULY 1992 - REVISED SEPTEMBER 1995

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1) –0	.5 V to V <sub>CC</sub> + 0.5 V
Voltage range applied to any output in the high state or power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, IO	48 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stg</sub>	−65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
VI	Input voltage	0		VCC	V
ЮН	High-level output current			-12	mA
IOL	Low-level output current			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate			5	ns/V
TA	Operating free-air temperature	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

F	PARAMETER		MIN	TYP‡	MAX	UNIT			
VIK		V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = –18 mA					- 1.2	V
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 3 m	A		2.5			
∨он		V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = – 3 m	A		3			V
		V <sub>CC</sub> = 4.5 V,	$V_{CC} = 4.5 \text{ V},  I_{OH} = -12 \text{ mA}$						
VOL		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 24 m/	ł			0.5		V
lj –	$V_{CC} = 5.5 V$ , $V_{I} = V_{CC} \text{ or GND}$							±1	μA
IOZH§	$V_{CC} = 5.5 \text{ V},  V_{O} = 2.7 \text{ V}$							50	μA
IOZL§		$V_{CC} = 5.5 V,$	V <sub>O</sub> = 0.5 V					- 50	μA
I0¶		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V			- 40	-100	-180	mA
					Outputs high			15	
ICC		V <sub>CC</sub> = 5.5 V,	I <sub>O</sub> = 0,	$V_I = V_{CC} \text{ or } GND$	Outputs low			95	mA
					Outputs disabled			15	
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V					6		pF
Co	Flags	$V_{O} = 2.5 \text{ V or } 0.5 \text{ V}$					4		pF
$C_{io}$ A or B ports $V_O = 2.5$ V or 0.5 V							8		pF

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ The parameters IOZH and IOZL include the input leakage current.

I Not more than one output should be tested at a time, and the duration of the test should not exceed one second.



# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 8)

			´ABT78	319-12	ABT78	319-15	ÁBT78	819-20	′ABT7819-30		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency			80		67		50		33.3	MHz
tw	Pulse duration	CLKA, CLKB high or low	4.5		6		8		11		ns
		A0−A17 before CLKA↑ and B0−B17 before CLKB↑	3		4		5		5		
		CSA before CLKA↑ and CSB before CLKB↑	6		6		7		7		
		W/ <u>R</u> A before CLKA↑ and W/RB before CLKB↑	6		6		7		7		
t <sub>su</sub>	Setup time	WENA before CLKA↑ and WENB before CLKB↑	4		4		5		5		ns
		RENA before CLKA↑ and RENB before CLKB↑	5		5		5		6		
		PENA before CLKA↑ and PENB before CLKB↑	3		4		5		5		
		RSTA or RSTB low before first CLKA↑ and CLKB↑ †	3		4		5		5		
		A0−A17 after CLKA↑ and B0−B17 after CLKB↑	0		0		0		0		
		CSA after CLKA↑ and CSB after CLKB↑	0		0		0		0		
		W/RA after CLKA↑ and W/RB after CLKB↑	0		0		0		0		
<sup>t</sup> h	Hold time	WENA after CLKA↑ and WENB after CLKB↑	0		0		0		0		ns
		RENA after CLKA↑ and RENB after CLKB↑	0		0		0		0		
		PENA after CLKA low and PENB after CLKB low	2		2		2		2		
		RSTA or RSTB low after fourth CLKA↑ and CLKB↑ <sup>†</sup>	3		3		4		4		

<sup>†</sup> To permit the clock pulse to be utilized for reset purposes



switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figures 10 and 12)

DADAMETER	FROM	то	ΎΑ	BT7819- <sup>-</sup>	12	ÁBT78	319-15	ÁBT78	819-20	´ABT78	819-30	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
fmax	CLKA or CLKB		80			67		50		33.3		MHz	
	CLKA↑	A0-A17	4	7	9	4	10	4	12	4	14	ns	
<sup>t</sup> pd	CLKB↑	B0-B17	4	7	9	4	10	4	12	4	14	ns	
. +	CLKA↑	A0-A17		6									
<sup>t</sup> pd <sup>‡</sup>	CLKB↑	B0-B17		6								ns	
4.	CLKA↑	IRA	4		9	4	10	4	12	4	14		
<sup>t</sup> pd	CLKB↑	IRB	4		9	4	10	4	12	4	14	ns	
<b>4</b> .	CLKA↑	ORA	3.5		9	3.5	10	3.5	12	3.5	14		
<sup>t</sup> pd	CLKB↑	ORB	3.5		9	3.5	10	3.5	12	3.5	14	ns	
<b>4</b> .	CLKA↑		8		17	8	17	8	18	8	20		
<sup>t</sup> pd	CLKB↑	AF/AEA	8		17	8	17	8	18	8	20	ns	
<sup>t</sup> PLH	RSTA	AF/AEA	4		12	4	14	4	15	4	16	ns	
<sup>t</sup> pd	CLKA↑	AF/AEB	8		17	8	17	8	18	8	20		
	CLKB↑	AF/AED	8		17	8	17	8	18	8	20	ns	
	RSTB	AF/AEB	4		12	4	14	4	15	4	16		
<sup>t</sup> PLH	CLKA↑	HFA	8		17	8	17	8	18	8	20	ns	
<b>t</b>	CLKB↑	HFA	8		17	8	17	8	18	8	20		
<sup>t</sup> PHL	RSTA	ПГА	4		12	4	14	4	15	4	16	ns	
<sup>t</sup> PHL	CLKA↑	HFB	8		17	8	17	8	18	8	20	ns	
<sup>t</sup> PLH	CLKB↑	HFB	8		17	8	17	8	18	8	20		
<sup>t</sup> PHL	RSTB	пгв	4		12	4	14	4	15	4	16	ns	
÷	CSA	A0-A17	2.5		8	2.5	9	2.5	10	2.5	11		
ten	W/RA	AU-ATT	2.5		8	2.5	9	2.5	10	2.5	11	ns	
+	CSB	B0-B17	2.5		8	2.5	9	2.5	10	2.5	11	20	
ten	W/RB	0-017	2.5		8	2.5	9	2.5	10	2.5	11	ns	
t.e.	CSA	A0-A17	2.5		8	2.5	9	2.5	10	2.5	11	ns	
<sup>t</sup> dis	W/RA	AU-AT7	2.5		8	2.5	9	2.5	10	2.5	11	115	
t.e.	CSB	B0-B17	2.5		8	2.5	9	2.5	10	2.5	11	ns	
<sup>t</sup> dis	W/RB	00-017	2.5		8	2.5	9	2.5	10	2.5	11	115	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> This parameter is measured with a 30-pF load (see Figure 10).



#### **TYPICAL CHARACTERISTICS**





Figure 10



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

#### **TYPICAL CHARACTERISTICS**

#### calculating power dissipation


With  $I_{CC(f)}$  taken from Figure 11, the maximum power dissipation (P<sub>T</sub>) based on all outputs changing states on each read can be calculated by:

$$\mathsf{P}_{\mathsf{T}} = \mathsf{V}_{\mathsf{C}\mathsf{C}} \times \mathsf{I}_{\mathsf{C}\mathsf{C}(\mathsf{f})} + \Sigma(\mathsf{C}_{\mathsf{L}} \times \mathsf{V}_{\mathsf{O}\mathsf{H}}^2 \times \mathsf{f}_{\mathsf{o}})$$

where:

- I<sub>CC(f)</sub> = maximum I<sub>CC</sub> per clock frequency
- $C_L$  = output capacitive load
- $f_0$  = data output frequency

 $V_{OH}$  = high-level output voltage



PARA	<b>IETER</b>	R1, R2	CL‡	S1	
•	<sup>t</sup> PZH	1 500 Ω 50 pF		Open	
ten	tPZL	500 22	50 pF	Closed	
<b>.</b>	<sup>t</sup> PHZ	500 Ω	50 pF	Open	
<sup>t</sup> dis	<sup>t</sup> PLZ	500 22	50 pF	Closed	
t <sub>pd</sub>		500 Ω	50 pF	Open	

† Includes probe and test-fixture capacitance

Figure 12. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated