SN54ABT620, SN74ABT620 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS113C - FEBRUARY 1991 - REVISED JANUARY 1997


- State-of-the-Art EPIC-IIB™ BiCMOS Design **Significantly Reduces Power Dissipation**
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- Typical V_{OLP} (Output Ground Bounce) < 1 V • at V_{CC} = 5 V, T_A = 25° C
- High-Drive Outputs (-32-mA I_{OH}, $64 \text{-mA} I_{OI}$)
- **Package Options Include Plastic** • Small-Outline (DW) and Shrink Small-Outline (DB Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

description

These octal bus transceivers provide for asynchronous communication between data buses. The control-function implementation allows for maximum flexibility in timing. The 'ABT620 provide inverted data at the outputs.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic levels at the output-enable (OEAB and OEBA) inputs.

SN54ABT SN74ABT620 (N, OF	
OEAB [A1 [A2 [A3 [A4 [A5 [A6 [A7 [A8 [GND]	1 2 3 4 5 6 7 8 9 10	20 19 18 17 16 15 14 13 12 11	V _{CC} OEBA B1 B2 B3 B4 B5 B6 B7 B8
SN54ABT	620 I	 FK P/	ACKAGE



The output-enable inputs can be used to disable the device so that the buses are effectively isolated. The dual-enable configuration gives the transceivers the capability of storing data by simultaneously enabling OEAB and OEBA. When both OEAB and OEBA are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 total) remain at their last states. In this way, each output reinforces its input in this configuration.

To ensure the high-impedance state during power up or power down, OEBA should be tied to V $_{
m CC}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN54ABT620 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT620 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all narameters



Copyright © 1997, Texas Instruments Incorporated


SN54ABT620, SN74ABT620 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS113C - FEBRUARY 1991 - REVISED JANUARY 1997

FUNCTION TABLE

I ONO HON TABLE							
INP	UTS	OPERATION					
OEBA	OEAB	OPERATION					
L	L	B data to A bus					
L	н	B data to A bus, A data to B bus					
н	L	Isolation					
Н	Н	A data to B bus					

logic symbol[†]





logic diagram (positive logic)

To Seven Other Channels

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high or power-off state, Vo	–0.5 V to 5.5 V
Current into any output in the low state, I _O : SN54ABT620	96 mA
SN74ABT620	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ_{JA} (see Note 2): DB package	115°C/W
DW package	97°C/W
N package	67°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.



recommended operating conditions (see Note 3)

			SN54A	BT620	SN74ABT620		UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage				4.5	5.5	V
VIH	High-level input voltage		2	EN	2		V
VIL	Low-level input voltage					0.8	V
VI	VI Input voltage				0	VCC	V
ЮН	High-level output current		Č)	-24		-32	mA
IOL	_ow-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	22	5		5	ns/V
Т _А	Operating free-air temperature	ature		125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T _A = 25°C			SN54ABT620		SN74ABT620		UNIT
				MIN	MIN TYP [†] MAX MIN		MAX	MIN	MAX		
VIK		V _{CC} = 4.5 V, I _I = -18 mA				-1.2		-1.2		-1.2	V
		V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5			2.5		2.5		
\/		V _{CC} = 5 V,	I _{OH} = -3 mA	3			3		3		v
VOH			I _{OH} = -24 mA	2			2				v
		V _{CC} = 4.5 V	I _{OH} = -32 mA	2*					2		
Vai			I _{OL} = 48 mA			0.55		0.55			V
VOL		V _{CC} = 4.5 V				0.55*				0.55	v
V _{hys}					100						mV
1.	Control inputs	V _{CC} = 5.5 V,				±1		±1		±1	μA
l	A or B ports		$V_{I} = V_{CC} \text{ or } GND$			±100		±100		±100	μA
^I OZH [‡]		V _{CC} = 5.5 V,	V _O = 2.7 V			50		50		50	μA
I _{OZL} ‡		V _{CC} = 5.5 V,	$V_{O} = 0.5 V$			-50		50		-50	μA
loff		$V_{CC} = 0,$	V _I or V _O \leq 4.5 V			±100	1	ζ		±100	μA
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50	Dudo	50		50	μΑ
۱ ^{0§}		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	2 –50	-180	-50	-180	mA
			Outputs high		5	250		250		250	μA
ICC	A or B ports		Outputs low		24	30		30		30	mA
		$V_{I} = V_{CC}$ or GND	Outputs disabled		0.5	250		250		250	μA
∆ICC¶	Doto inputo	$V_{CC} = 5.5 V$, One input at 3.4 V,	Outputs enabled			1.5		1.5		1.5	
	Data inputs	Other inputs at V _{CC} or GND	Outputs disabled			0.05		0.05		0.05	mA
	Control inputs $V_{CC} = 5.5 V$, One inp Other inputs at V_{CC} of					1.5		1.5		1.5	
Ci	Control inputs	V _I = 2.5 V or 0.5 V			4						pF
Cio	A or B ports	V _O = 2.5 V or 0.5 V			7						pF

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at V_{CC} = 5 V.

[‡] The parameters I_{OZH} and I_{OZL} include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 \P This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




SN54ABT620, SN74ABT620 **OCTAL BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS

SCBS113C - FEBRUARY 1991 - REVISED JANUARY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C		SN54ABT620		SN74ABT620		UNIT
		(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	
^t PLH	A or B	B or A	1	4.1	1		1	4.8	ns
^t PHL	A of B		1	4.3	1	2	1	4.8	
^t PZH	OEBA	А	1.3	4.6	1.3	15	1.3	5.5	ns
^t PZL			1	6.1	1	2F	1	7.1	
^t PHZ		A	2	6.3	2	2	2	7	ns
^t PLZ	OEBA		1.4	5.4	1.4		1.4	5.8	115
^t PZH	OEAB	В	1.6	6.2	ð.6		1.6	6.8	
^t PZL			2	5.9	č 2		2	6.4	ns
^t PHZ	OEAB	В	1.2	5.6	1.2		1.2	6.5	
^t PLZ		6	1.1	4.7	1.1		1.1	5.6	ns





PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated