SCBS111G – FEBRUARY 1991 – REVISED JANUARY 1997

- State-of-the-Art *EPIC*-II*B*<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Plastic (N) and Ceramic (J) DIPs, and Ceramic Flat (W) Package

#### description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the SN54ABT374 and SN74ABT374A are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.  $\overline{OE}$  does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT374 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT374A is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54AB1374JOR W PACKAGE
SN74ABT374A DB, DW, N, OR PW PACKAGE
(TOP VIEW)

	(101	VIL VV)	
OE [	1	J <sub>20</sub>	v <sub>cc</sub>
1Q [	2	19	] 8Q
1D [	3	18	] 8D
2D [		17	]7D
2Q [	5	16	] 7Q
3Q [	6	15	] 6Q
3D [	7	14	] 6D
4D [	8	13	] 5D
4Q [	9	12	] 5Q
GND [	10	11	] CLK
	L		I


SN54ABT374 . . . FK PACKAGE (TOP VIEW)

	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
	$\begin{array}{c} 3 & 2 & 1 & 20 & 19 \\ \end{array}$	
2D		8 🛛 8D
2Q	5 1	7 🛛 7D
3Q	6 1	6 🛛 7Q
2D 2Q 3Q 3D 4D		5 🛛 6Q
4D		4 🚺 6D
	50 CLK 50 CLK 50 CLK	

SCBS111G - FEBRUARY 1991 - REVISED JANUARY 1997


FUNCTION TABLE (each flip-flop)									
	INPUTS	OUTPUT							
OE	CLK	D	Q						
L	$\uparrow$	Н	Н						
L	$\uparrow$	L	L						
L	H or L	Х	Q <sub>0</sub>						
Н	Х	Х	Z						

### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



**To Seven Other Channels** 



SCBS111G - FEBRUARY 1991 - REVISED JANUARY 1997

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)		
Voltage range applied to any output in the high		
Current into any output in the low state, IO: SN		
		128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		–18 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)		
Package thermal impedance, $\theta_{JA}$ (see Note 2):		
	DW package	97°C/W
	N package	67°C/W
	PW package	128°C/W
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

<sup>+</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

#### recommended operating conditions (see Note 3)

			SN54A	BT374	SN74AB	UNIT	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	IH High-level input voltage				2		V
VIL	L Low-level input voltage			0.8		0.8	V
VI	Input voltage			VCC	0	VCC	V
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		5		5	ns/V
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCBS111G - FEBRUARY 1991 - REVISED JANUARY 1997

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED				Т	A = 25°C	;	SN54A	BT374	SN74AB	T374A	
PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK	V <sub>CC</sub> = 4.5 V,	lı = -18 mA				-1.2		-1.2		-1.2	V
	$V_{CC} = 4.5 V,$	I <sub>OH</sub> = -3 mA		2.5			2.5		2.5		
Veri	V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA		3			3		3		V
VOH	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA		2			2				v
	VCC = 4.5 V	I <sub>OH</sub> = -32 mA		2*					2		
VOL	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA				0.55		0.55			v
VOL	VCC = 4.3 V	I <sub>OL</sub> = 64 mA				0.55*				0.55	v
V <sub>hys</sub>					100						mV
lj	$V_{CC} = 5.5 V,$	$V_I = V_{CC}$ or GN	ND			±1		±1		±1	μΑ
IOZH	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 2.7 V				10‡		10‡		10‡	μΑ
IOZL	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 0.5 V				-10‡		-10‡		-10‡	μΑ
l <sub>off</sub>	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} \leq 4.5$ V	V			±100				±100	μA
ICEX	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μA
١ <sub>O</sub> §	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 2.5 V		-50	-100	-180	-50	-180	-50	-180	mA
			Outputs high			250		250		250	μΑ
ICC	$V_{CC} = 5.5 V, I_0$ $V_1 = V_{CC} \text{ or } G$		Outputs low			30		30		30	mA
			Outputs disabled			250		250		250	μΑ
${}^{\Delta I}CC^{\P}$	$V_{CC}$ = 5.5 V, One input at 3.4 V, Other inputs at $V_{CC}$ or GND				1.5		1.5		1.5	mA	
Ci	VI = 2.5 V or 0	.5 V			3.5						pF
Co	V <sub>O</sub> = 2.5 V or (	0.5 V			6.5						pF

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC} = 5$  V. <sup>‡</sup> This data sheet limit may vary among suppliers.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			SN54A				
			V <sub>CC</sub> = T <sub>A</sub> = 2	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		МАХ	UNIT
				MAX			
<sup>f</sup> clock	Clock frequency		0	150	0	150	MHz
tw	Pulse duration	CLK high or low	3.3		3.3		ns
+	Setup time before CLK <sup>↑</sup>	Data high	2		2.5		ns
t <sub>su</sub>	Setup time before CLK	Data low	2		2.5		115
t <sub>h</sub>	Hold time after CLK↑	Data high or low	2		2.5		ns



SCBS111G - FEBRUARY 1991 - REVISED JANUARY 1997

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			SN74ABT374				
			V <sub>CC</sub> =	= 5 V, 25°C	MIN	МАХ	UNIT
			MIN	MAX			
fclock	Clock frequency		0	150	0	150	MHz
tw	Pulse duration	CLK high or low	3.3		3.3		ns
+	Satur time hafara CLK <sup>1</sup>	Data high	1		1		ns
t <sub>SU</sub> Setup time before CLK↑	Data low	1.9		1.9		115	
th	Hold time after CLK↑	Data high or low	2.1†		2.1†		ns

<sup>†</sup> This data sheet limit may vary among suppliers.

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

			SN54ABT		54ABT3	74	4	
PARAMETER	FROM (INPUT)	TO (OUTPUT)	۷c T	C = 5 V = 25°C	!, ;	MIN	МАХ	UNIT
			MIN	TYP	MAX			
fmax			150	200		150		MHz
<sup>t</sup> PLH	CLK	Q	2.2	4.2	5.7	1.8	6.6	ns
<sup>t</sup> PHL		Q .	3.1	5.1	6.6	2.6	7.6	115
<sup>t</sup> PZH	OE	Q	1.2	3.2	4.7	0.8	5.7	ns
<sup>t</sup> PZL	OE	y y	2.3	4.7	6.2	1.5	7.2	115
<sup>t</sup> PHZ	OE	Q	2.3	4.5	6.1	1.3	7.2	ns
<sup>t</sup> PLZ	UE	3	1.9	4.5	6	1	7	115


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

			SN74ABT374A					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			MIN	UNIT	
			MIN	TYP	MAX			
f <sub>max</sub>			150	200		150		MHz
<sup>t</sup> PLH	CLK	Q	2.2	4.2	5.7	2.2	6.2	ns
<sup>t</sup> PHL		Q	3.1	5.1	6.6	3.1	7.1	115
<sup>t</sup> PZH	OE	Q	1.2	3.2	4.7	1.2	5.2	ns
<sup>t</sup> PZL	OE	Q	2.7	4.7	6.2	2.7	6.7	115
<sup>t</sup> PHZ	OE	Q	2.5	4.5	6	2.5	6.7†	ns
<sup>t</sup> PLZ	UE	, v	2	4.5	6	2	6.5	115

<sup>†</sup> This data sheet limit may vary among suppliers.



SCBS111G - FEBRUARY 1991 - REVISED JANUARY 1997



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated