SCBS107C - APRIL 1992 - REVISED JANUARY 1997

- **Members of the Texas Instruments** Widebus™ Family
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA IOH, 64-mA IOI)
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package **Using 25-mil Center-to-Center Spacings**

description

The 'ABT16640 are inverting 16-bit transceivers designed for asynchronous communication between data buses.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (1DIR and 2DIR) inputs. The output-enable $(1\overline{OE})$ and $2\overline{OE}$ inputs can be used to disable the device so that the buses are effectively isolated.

SN54ABT16640 . . . WD PACKAGE SN74ABT16640 . . . DGG OR DL PACKAGE (TOP VIEW)

		_		1
1DIR	1	U	48	1 <u>OE</u>
1B1 [2		47] 1A1
1B2	3		46	1A2
GND [4		45	GND
1B3 🛚	5		44] 1A3
1B4 🛚	6		43] 1A4
v _{cc} [7		42] v _{cc}
1B5 🛚	8		41	1A5
1B6 🛚	9		40	1A6
GND [10		39	GND
1B7 🛚	11		38] 1A7
1B8 🛚	12		37	1A8
2B1 🛚	13		36	2A1
2B2 🛛	14		35	2A2
GND [15		34	GND
2B3	16		33	2A3
2B4	17		32	2A4
v _{cc} [18		31	v_{cc}
2B5 🛚	19		30	2A5
2B6	20		29	2A6
GND [21		28	GND
2B7	22		27	2A7
2B8	23		26	2 <u>A8</u>
2DIR	24		25	2 <u>OE</u>

To ensure the high-impedance state during power up or power down, $\overline{\sf OE}$ should be tied to V $_{\sf CC}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16640 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT16640 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each 8-bit section)

INP	UTS	0050451011				
ŌĒ	DIR	OPERATION				
L	L	B data to A bus				
L	Н	A data to B bus				
Н	X	Isolation				




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.




logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	
Current into any output in the low state, IO: SN54ABT16640	96 mA
SN74ABT16640	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ_{JA} (see Note 2): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 3)

			SN54ABT	16640	SN74ABT	UNIT	
			MIN	MAX	MIN	MAX	UNIT
V _{CC} Supply voltage		4.5	5.5	4.5	5.5	V	
V _{IH} High-level input voltage		2		2		V	
V _{IL} Low-level input voltage			0.8		0.8	V	
V _I Input voltage		0	VCC	0	VCC	V	
ЮН	IOH High-level output current			-24		-32	mA
I _{OL} Low-level output current			48		64	mA	
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature	rature		125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

SN54ABT16640, SN74ABT16640 **16-BIT BUS TRÁNSCEIVERS WITH 3-STATE OUTPUTS**

SCBS107C - APRIL 1992 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		Т	A = 25°C	;	SN54ABT16640		SN74ABT16640		UNIT	
PAR	AWIETER	TEST CON	IDITIONS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5			
\/a		$V_{CC} = 5 V$,	$I_{OH} = -3 \text{ mA}$	3			3		3		v	
VOH		VCC = 4.5 V VCC = 4.5 V VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 0, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V,	$I_{OH} = -24 \text{ mA}$	2			2				v	
			$I_{OH} = -32 \text{ mA}$	2*					2			
VOL		V00 = 45 V	I _{OL} = 48 mA			0.55		0.55			V	
VOL		VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	V	
V _{hys}					100						mV	
l _l	Control inputs	Vcc = 5.5 V.	V _I = V _{CC} or GND			±1		±1		±1	μΑ	
	A or B ports					±100		±100		±100		
lozH [‡]		$V_{CC} = 5.5 \text{ V},$	V _O = 2.7 V			50		50		50	μΑ	
lozL [‡]		$V_{CC} = 5.5 \text{ V},$	V _O = 0.5 V			-50		- 50		-50	μΑ	
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ	
ICEX			Outputs high			50		50		50	μА	
ΙΟ§		$V_{CC} = 5.5 \text{ V},$	V _O = 2.5 V	-50	-100	-180	-40	-180	-50	-180	mA	
		V _{CC} = 5.5 V,	Outputs high			2		2		2		
Icc	A or B ports	$I_{O} = 0$,	Outputs low			32		32		32	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			2		2		2		
	Data innuta	V _{CC} = 5.5 V, One input at 3.4 V,	Outputs enabled			1		1.5		1		
ΔICC¶	Data inputs ΔICC¶	Other inputs at V _{CC} or GND	Outputs disabled			0.05		0.05		0.05	mA	
	Control inputs	V_{CC} = 5.5 V, One in Other inputs at V_{CC}				1.5		1.5		1.5		
C _i	Control inputs	V _I = 2.5 V or 0.5 V			3						pF	
C _{io}	A or B ports	$V_0 = 2.5 \text{ V or } 0.5 \text{ V}$			8						pF	

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] The parameters I_{OZH} and I_{OZL} include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SCBS107C - APRIL 1992 - REVISED JANUARY 1997


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

			SN54ABT16640					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₍	CC = 5 V 4 = 25°C	', ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
t _{PLH}	A or B	B or A	0.5	2.5	4.1	0.5	5.2	ns
^t PHL		BULK	0.5	2.8	4	0.5	4.5	115
^t PZH	ŌĒ	A or B	0.5	3.5	5.2	0.5	6.2	ns
tPZL	OE	AUD	0.5	3.9	6	0.5	7.4	115
^t PHZ	ŌĒ	A or B	0.5	3.8	6.8	0.5	7.9	ns
t _{PLZ}	OL	AUD	0.5	3	4.5	0.5	5	115

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₍	CC = 5 V 4 = 25°C	/, ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
t _{PLH}	A or B	B or A	1	2.5	3.4	1	4.3	ns
t _{PHL}		BULK	1.1	2.8	3.6	1.1	3.9	115
^t PZH	ŌĒ	A or B	1.2	3.5	4.5	1.2	5.5	ns
tPZL	OE	A or B	1.5	3.9	5	1.5	6.3	115
^t PHZ	ŌĒ	A or B	1.8	3.8	4.8	1.8	6.3	ns
t _{PLZ}	OE .	AUID	1.5	3	3.9	1.5	4.2	115

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Q} = 50 Ω , $t_{f} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated