SCBS104C - FEBRUARY 1991 - REVISED JANUARY 1997


- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

### description


The 'ABT640 bus transceivers are designed for asynchronous communication between data buses. These devices transmit inverted data from the A bus to the B bus or from the B bus to the A bus, depending on the level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54ABT640 . . . J PACKAGE SN74ABT640 . . . DB, DW, N, OR PW PACKAGE (TOP VIEW)



SN54ABT640 . . . FK PACKAGE (TOP VIEW)



The SN54ABT640 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT640 is characterized for operation from –40°C to 85°C.

#### **FUNCTION TABLE**

INP	UTS	OPERATION					
ŌĒ	DIR						
L	L	B data to A bus					
L	Н	A data to B bus					
Н	Χ	Isolation					




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated




# logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)





SCBS104C - FEBRUARY 1991 - REVISED JANUARY 1997

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		
Voltage range applied to any output in the high	or power-off state, VO	
Current into any output in the low state, IO: SN	N54ABT640	96 mA
SN	N74ABT640	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)		
Package thermal impedance, θ <sub>JA</sub> (see Note 2)	: DB package	115°C/W
	DW package	97°C/W
	N package	67°C/W
	PW package	128°C/W
Storage temperature range, T <sub>stq</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

## recommended operating conditions (see Note 3)

					SN74ABT640		UNIT
			MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub> Supply voltage					4.5	5.5	V
V <sub>IH</sub> High-level input voltage				EM	2		V
V <sub>IL</sub>	IL Low-level input voltage					0.8	V
٧ <sub>I</sub>	V <sub>I</sub> Input voltage				0	VCC	V
ІОН	IOH High-level output current					-32	mA
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	S. C.	5		5	ns/V
T <sub>A</sub>	Operating free-air temperature		<b>–</b> 55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

# SN54ABT640, SN74ABT640 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS104C - FEBRUARY 1991 - REVISED JANUARY 1997

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT640		SN74ABT640		UNIT	
				MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNII	
٧ıK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5			
\/a		$V_{CC} = 5 V$ ,	$I_{OH} = -3 \text{ mA}$	3			3		3		V	
VOH		V <sub>CC</sub> = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			2				V	
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2			
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55		0.55			V	
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55		
V <sub>hys</sub>					100						mV	
١.	Control inputs	V00 - 5 5 V	V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μΑ	
ΙΙ	A or B ports	V <sub>CC</sub> = 5.5 V,	AL = ACC OL GIAD			±100		±100		±100	μΑ	
lozh <sup>‡</sup>		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 \text{ V}$			50		50		50	μΑ	
I <sub>OZL</sub> ‡		$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.5 V$			-50		<b>–</b> 50		-50	μΑ	
I <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5 \text{ V}$			±100	1	ζ		±100	μΑ	
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50	3700	50		50	μΑ	
ΙΟ§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	<b>-</b> 50	-100	-180	<b>–</b> 50	-180	-50	-180	mA	
	A or B ports	V <sub>CC</sub> = 5.5 V,	Outputs high		5	250		250		250	μΑ	
ICC		A or B ports	$I_{O} = 0$ ,	Outputs low		24	30		30		30	mA
			$V_I = V_{CC}$ or GND	Outputs disabled		0.5	250		250		250	μΑ
ΔI <sub>CC</sub> ¶	Data inputs	5	V <sub>CC</sub> = 5.5 V, One input at 3.4 V,	Outputs enabled			1.5		1.5		1.5	
		Other inputs at V <sub>CC</sub> or GND	Outputs disabled			0.05		0.05		0.05	mA	
Control inputs		$V_{CC}$ = 5.5 V, One input at 3.4 V, Other inputs at $V_{CC}$ or GND				1.5		1.5		1.5		
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			4						pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			7						pF	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT640		SN74ABT640		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A or B	B or A	1	2.7	4.2	1	5	1	4.9	ns
<sup>t</sup> PHL			1.5	2.7	4.3	1.5	5	1.5	4.9	
<sup>t</sup> PZH	ŌĒ	A or B	1.5	3.7	4.9	1.5	5.9	1.5	5.8	nc
<sup>t</sup> PZL		AUIB	1.3	5	5.9	1.3	7.4	1.3	7.3	ns
<sup>t</sup> PHZ	ŌĒ	A or B	2.5	4.1	6.5	2.5	6.9	2.5	6.8	ns
<sup>t</sup> PLZ			2	3.3	5.3	2 2	5.6	2	5.5	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>&</sup>lt;sup>‡</sup> The parameters IOZH and IOZL include the input leakage current.

<sup>§</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $<sup>\</sup>P$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than V $_{CC}$  or GND.

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O}$  = 50  $\Omega$ ,  $t_{r} \leq$  2.5 ns,  $t_{r} \leq$  2.5 ns
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated