SN54ABT16657, SN74ABT16657 16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS

AND 3-STATE OUTPUTS SCBS103B – FEBRUARY 1992 – REVISED JANUARY 1997

 Members of the Texas Instruments Widebus[™] Family 	SN54ABT16657 V SN74ABT16657 DGG (TOP VIE)	OR DL PACKAGE
 State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation 		56] 1T/R
 Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 	<u>NC</u> 2 4	55 0 10DD/EVEN
 Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C 	1A1 🛛 5 🛛 5	53 GND 52 1B1
 Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise 	V _{CC} 7	51] 1B2 50] V _{CC}
 Flow-Through Architecture Optimizes PCB Layout 	1A4 🛛 9 🕠	49] 1B3 48] 1B4 47] 1B5
 High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL}) 		46 GND
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink 		45 1B6 44 1B7
Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package		43 1B8 42 2B1
Using 25-mil Center-to-Center Spacings		41 2B2 40 2B3
description	GND [] 18 3	39 🛛 GND
The 'ABT16657 contain two noninverting octal		38 2B4 37 2B5
transceiver sections with separate parity generator/checker circuits and control signals.	2A6 21 3	36 286
For either section, the transmit/receive $(1T/\overline{R} \text{ or } 2T/\overline{R})$ input determines the direction of data flow.		35 0 V _{CC} 34 0 2B7
When $1T/\overline{R}$ (or $2T/\overline{R}$) is high, data flows from the		33 2B8
1A (or 2A) port to the 1B (or 2B) port (transmit mode); when $1T/\overline{R}$ (or $2T/\overline{R}$) is low, data flows	2ERR 26 3	32 GND 31 2PARITY

NC - No internal connection

29

28

NC 127

2OE

30 2000/EVEN

2T/R

Odd or even parity is selected by a logic high or low level, respectively, on the 1ODD/EVEN (or 2ODD/EVEN) input. 1PARITY (or 2PARITY) carries the parity bit value; it is an output from the parity generator/checker in the transmit mode and an input to the parity generator/checker in the receive mode.

In the transmit mode, after the 1A (or 2A) bus is polled to determine the number of high bits, 1PARITY (or 2PARITY) is set to the logic level that maintains the parity sense selected by the level at the 1ODD/EVEN (or 2ODD/EVEN) input. For example, if 1ODD/EVEN is low (even parity selected) and there are five high bits on the 1A bus, then 1PARITY is set to the logic high level so that an even number of the nine total bits (eight 1A-bus bits plus parity bit) are high.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

from the 1B (or 2B) port to the 1A (or 2A) port

(receive mode). When the output-enable (10E or 20E) input is high, both the 1A (or 2A) and 1B (or

2B) ports are in the high-impedance state.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

description (continued)

In the receive mode, after the 1B (or 2B) bus is polled to determine the number of high bits, the 1ERR (or 2ERR) output logic level indicates whether or not the data to be received exhibits the correct parity sense. For example, if 1ODD/EVEN is high (odd parity selected), 1PARITY is high, and there are three high bits on the 1B bus, then 1ERR is low, indicating a parity error.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16657 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16657 is characterized for operation from -40°C to 85°C.

NUMBER OF A OR B		INPU	JTS	INPUT/OUTPUT	OUTPUTS			
INPUTS THAT ARE HIGH	OE	T/R	ODD/EVEN	PARITY	ERR	OUTPUT MODE		
	L	Н	н	Н	Z	Transmit		
	L	Н	L	L	Z	Transmit		
0.2.4.6.9	L	L	н	н	н	Receive		
0, 2, 4, 6, 8	L	L	н	L L		Receive		
	L	L	L	н	L	Receive		
	L	L	L	L	Н	Receive		
	L	Н	н	L	Z	Transmit		
	L	Н	L	н	Z	Transmit		
4 9 5 7	L	L	н	н	L	Receive		
1, 3, 5, 7	L	L	н	L	н	Receive		
	L	L	L	н	н	Receive		
	L	L	L	L	L	Receive		
Don't care	Н	Х	Х	Z	Z	Z		

FUNCTION TABLE



SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS103B – FEBRUARY 1992 – REVISED JANUARY 1997

logic diagram (positive logic)





SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

$ \begin{array}{llllllllllllllllllllllllllllllllllll$
Storage temperature range, T _{stg}

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 3)

					SN74ABT16657		UNIT
			MIN	MAX	MIN	MAX	
VCC	Supply voltage	4.5	5.5	4.5	5.5	V	
VIH	VIH High-level input voltage				2		V
VIL	VIL Low-level input voltage					0.8	V
VI	V _I Input voltage				0	VCC	V
ЮН	IOH High-level output current					-32	mA
IOL	IOL Low-level output current					64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled	A.	10		10	ns/V
Τ _Α	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



SCBS103B – FEBRUARY 1992 – REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		Т	A = 25°C	;	SN54AB	Г16657	SN74ABT16657		UNIT
				MIN TYP		MAX	MIN	MAX	MIN	MAX	
V_{IK} $V_{CC} = 4.5 V,$			lı = –18 mA			-1.2		-1.2		-1.2	V
		V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5			2.5		2.5		
		V _{CC} = 5 V,	I _{OH} = -3 mA	3			3		3		N N
VOH			I _{OH} = -24 mA	2			2				V
		V _{CC} = 4.5 V	I _{OH} = -32 mA	2*					2		
			I _{OL} = 24 mA			0.55		0.55			v
VOL		V _{CC} = 4.5 V	I _{OL} = 64 mA			0.55*		~		0.55	V
V _{hys}					100			ĬEL			mV
	Control inputs		$V_{I} = V_{CC} \text{ or } GND$			±1		±1		±1	
1	A or B ports	V _{CC} = 5.5 V,				±100	4	±100		±100	μA
IOZH [‡]	‡	V _{CC} = 5.5 V,	V _O = 2.7 V			50	7C)	50		50	μA
IOZL [‡]		V _{CC} = 5.5 V,	V _O = 0.5 V			-50	20	-50		-50	μΑ
l _{off}		V _{CC} = 0,	VI or VO \leq 4.5 V			±100	40	±450		±100	μA
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μA
IO§		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
		V _{CC} = 5.5 V,	Outputs high			2		2		2	
ICC		$I_{O} = 0,$	Outputs low			36		36		36	mA
		Outputs disabled			2		2		2		
		$V_{CC} = 5.5 V$, One in Other inputs at V_{CC}				50		50		50	μA
Ci	Control inputs	V _I = 2.5 V or 0.5 V			3						pF
Cio	A or B ports	V _O = 2.5 V or 0.5 V			9						pF

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5 V$.

[‡] The parameters IOZH and IOZL include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)			CC = 5 V A = 25°C	', ;	SN54AB	16657	SN74AB	Г16657	UNIT
		(001-01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	A or B	B or A	1.5	2.5	3.3	1.5	4.2	1.5	4.1	ns
^t PHL	AOIB	BUR	2	3.1	3.9	2	4.5	2	4.3	115
^t PLH	А	PARITY	2	4.6	5.4	2	7	2	6.7	ns
^t PHL	A	FANITI	2	4.3	5.1	2	6.5	2	6.1	115
^t PLH		PARITY, ERR	2	4.6	5.4	2	7	2	6.7	ns
^t PHL	ODD/EVEN	PARITI, ERR	2	4.3	5.1	2	6.5	2	6.1	115
^t PLH	в		2	4.6	5.4	2	Å 7	2	6.7	ns
^t PHL	D	ERR	2	4.3	5.1	2	č 6.5	2	6.1	
^t PLH	PARITY	ERR	2	4.6	5.4	Ź	7	2	6.7	ns
^t PHL	FANITI	ERK	2	4.3	5.1	20	6.5	2	6.1	115
^t PZH	OE	A or B	2	3.9	4.9	2	5.8	2	5.6	ns
^t PZL	ÛE	AUB	2.5	4.3	5.1	2.5	6.2	2.5	6	115
^t PHZ	OE	A or B	2	3.6	4.5	2	5.5	2	5.4	ns
^t PLZ	ÛE	AUB	1.5	3	3.8	1.5	4.7	1.5	4.3	115
^t PZH	OE		2	4	4.9	2	5.8	2	5.6	ns
^t PZL	OE OE	PARITY, ERR	2.5	4.1	5.1	2.5	6.2	2.5	6	115
^t PHZ	OE	PARITY, ERR	1	3.5	4.5	1	5.5	1	5.4	ns
^t PLZ		FARILI, EKR	1.5	3	3.8	1.5	4.7	1.5	4.3	115



SCBS103B – FEBRUARY 1992 – REVISED JANUARY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated