SCBS097D – FEBRUARY 1991 – REVISED JANUARY 1997

<ul> <li>Members of the Texas Instruments Widebus<sup>™</sup> Family</li> </ul>	SN54ABT16833 WD PACKAGE SN74ABT16833 DGG OR DL PACKAGE (TOP VIEW)
<ul> <li>State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation</li> <li>Latch-Up Performance Exceeds 500 mA</li> </ul>	10EB [1 56] 10EA 1CLK [2 55] 1CLR
<ul> <li>Per JEDEC Standard JESD-17</li> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> <li>&lt; 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C</li> </ul>	1ERR [] 3 54 ]] 1PARITY GND [] 4 53 ]] GND 1A1 [] 5 52 ]] 1B1
<ul> <li>Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise</li> </ul>	1A2 [] 6 51 ]] 1B2 V <sub>CC</sub> [] 7 50 ]] V <sub>CC</sub> 1A3 [] 8 49 [] 1B3
<ul> <li>Flow-Through Architecture Optimizes</li> <li>PCB Layout</li> <li>Utility Drive Optimize (20 m to be a data to be a</li></ul>	1A4 [] 9 48 ]] 1B4 1A5 [] 10 47 ]] 1B5
<ul> <li>High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)</li> <li>Parity-Error Flag With Parity Generator/Checker</li> </ul>	GND [] 11 46 ]] GND 1A6 [] 12 45 ]] 1B6 1A7 [] 13 44 [] 1B7
• Register for Storage of Parity-Error Flag	1A8 <b>[</b> 14 43 <b>]</b> 1B8
<ul> <li>Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil</li> </ul>	2A1 [] 15 42 ] 2B1 2A2 [] 16 41 ] 2B2 2A3 [] 17 40 ] 2B3
Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings	GND [] 18 39 ]] GND 2A4 [] 19 38 ]] 2B4 2A5 [] 20 37 [] 2B5
description	2A6 21 36 2B6
The 'ABT16833 consist of two noninverting 8-bit to 9-bit parity bus transceivers and are designed for communication between data buses. For each transceiver, when data is transmitted from the A bus to the B bus, an odd-parity bit is generated and output on the parity I/O pin (1PARITY) or 2PARITY). When data is transmitted from the	V <sub>CC</sub> [ 22 35 ] V <sub>CC</sub> 2A7 [ 23 34 ] 2B7 2A8 [ 24 33 ] 2B8 GND [ 25 32 ] GND 2ERR [ 26 31 ] 2PARITY 2CLK [ 27 30 ] 2 <u>CLR</u> 2OEB [ 28 29 ] 2OEA

The error (1ERR or 2ERR) output is configured as an open-collector output. The B-to-A parity-error flag is clocked into 1ERR (or 2ERR) on the low-to-high transition of the clock (1CLK or 2CLK) input. 1ERR (or 2ERR) is cleared (set high) by taking the clear (1CLR or 2CLR) input low.

The output-enable ( $\overline{OEA}$  and  $\overline{OEB}$ ) inputs can be used to disable the device so that the buses are effectively isolated. When both  $\overline{OEA}$  and  $\overline{OEB}$  are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

2PARITY). When data is transmitted from the B bus to the A bus, 1PARITY (or 2PARITY) is configured as an input and combined with the B-input data to generate an active-low error flag if

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.

odd parity is not detected.



Copyright © 1997, Texas Instruments Incorporated

SCBS097D – FEBRUARY 1991 – REVISED JANUARY 1997

#### description (continued)

The SN54ABT16833 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT16833 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

					FUNC	TION TA	BLE						
INPUTS					OUTPUT AND I/O					]			
OEB	$\overrightarrow{\text{DEB}}  \overrightarrow{\text{OEA}}  \overrightarrow{\text{CLR}}  \overrightarrow{\text{CLK}}  \overrightarrow{\text{Ai}}  \overrightarrow{\text{Bi}^{\dagger}}  \overrightarrow{\text{A}}  \overrightarrow{\text{B}}  \overrightarrow{\text{PARITY}}  \overrightarrow{\text{ERR}^{\ddagger}}$			FUNCTION									
L	н	х	х	Odd Even	NA	NA	А	L H	NA	A data to B bus and generate parity			
н	L	н	Ť	NA	Odd Even	в	NA	NA	H L	B data to A bus and check parity			
Х	Х	L	Х	Х	Х	Х	NA	NA	Н	Check error-flag register	1		
н	н	H L H	No↑ No↑ ↑	-	X d d	z	Z	Z	NC H H	I <sup>,</sup> s <sup>.</sup> § o	1	а	t
L	L	н х	↑ x	E v Odd Even	v e NA	n NA	А	H	NA	A data to B bus and generate inverted parity			

С

NA = not applicable, NC = no change, X = don't care

<sup>†</sup> Summation of high-level inputs includes PARITY along with Bi inputs.

<sup>‡</sup>Output states shown assume ERR was previously high.

 $\ensuremath{\$}$  In this mode,  $\overline{\ensuremath{\mathsf{ERR}}}$  (when clocked) shows inverted parity of the A bus.



SCBS097D - FEBRUARY 1991 - REVISED JANUARY 1997

logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS097D – FEBRUARY 1991 – REVISED JANUARY 1997

#### logic diagram (positive logic)







SCBS097D - FEBRUARY 1991 - REVISED JANUARY 1997

ERROR-FLAG FUNCTION TABLE										
INP	INPUTS INTERNAL TO DEVICE		OUTPUT PRE-STATE	OUTPUT ERR	FUNCTION					
CLR	CLK	POINT P	ERR <sub>n-1</sub> †	EKK						
Н	$\uparrow$	Н	Н	Н						
Н	$\uparrow$	х	L	L	Sample					
Н	$\uparrow$	L	х	L						
L	Х	Х	Х	Н	Clear					

<sup>†</sup> State of ERR before changes at CLR, CLK, or point P

### error-flag waveforms





SCBS097D - FEBRUARY 1991 - REVISED JANUARY 1997

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0) Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0) Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package DL package	-0.5 V to 7 V -0.5 V to 5.5 V -0.5 V to 5.5 V -128 mA -128 mA -18 mA -50 mA -50 mA -74°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

#### recommended operating conditions (see Note 3)

		s					UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	M	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage	0	Vcc	0	VCC	V	
VOH	High-level output voltage	ERR	1	<b>5</b> .5		5.5	V
ЮН	High-level output current	Except ERR	nco	-24		-32	mA
IOL	Low-level output current		201	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	4	10		10	ns/V
Τ <sub>Α</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



SCBS097D - FEBRUARY 1991 - REVISED JANUARY 1997

PARAMETER		TEST CONDITIONS		т	A = 25°C	;	SN54AB	T16833	SN74ABT16833		
		TESTCOM	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -3 mA	2.5	3		2.5				
V	All outputs	V <sub>CC</sub> = 5 V,	$I_{OH} = -3 \text{ mA}$	3	3.4		3		3		v
VOH	except ERR	$V_{CC} = 4.5 V$		2				v			
		VCC = 4.5 V	I <sub>OH</sub> = -32 mA	2*	2.7				2		
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA		0.25	0.55		0.55			V
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA		0.3	0.55*				0.55	v
V <sub>hys</sub>					100			2			mV
IOH	ERR	V <sub>CC</sub> = 4.5 V,	V <sub>OH</sub> = 5.5 V			20		<u>/</u> 20		20	μA
loff		V <sub>CC</sub> = 0,	$V_{I} \text{ or } V_{O} \leq 4.5 \text{ V}$			±100		<u>F</u>		±100	μA
ICEX	Outputs high	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 5.5 V			50		50		50	μA
łį	Control inputs	$V_{CC} = 5.5 V$ , $V_{I} = V_{CC}$ or GND				±1	So	±1		±1	μA
1	A or B ports	VCC = 0.5 V, VI = V				±100	20	±100		±100	μΑ
۱ <sub>IL</sub>	A or B ports	V <sub>CC</sub> = 0,	V <sub>I</sub> = GND			-50	40	-50		-50	μΑ
10‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
IOZH§		V <sub>CC</sub> =5.5 V,	V <sub>O</sub> = 2.7 V			50		50		50	μΑ
Iozl§	-	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-50		-50		-50	μΑ
		V <sub>CC</sub> = 5.5 V,	Outputs high		1.5	2		2		2	
ICC	A or B ports	IO = 0,	Outputs low		28	36		36		36	mA
		$V_{I} = V_{CC}$ or GND	Outputs disabled		1	2		2		2	
${}^{\Delta I}CC^{\P}$		$V_{CC}$ = 5.5 V, One input at 3.4 V, Other inputs at $V_{CC}$ or GND				50		50		50	μA
Ci	Control inputs	VI = 2.5 V or 0.5 V			3						pF
Cio	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			9						pF

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC} = 5$  V.

<sup>‡</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $\$  The parameters  $I_{OZH}$  and  $I_{OZL}$  include the input leakage current.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



SCBS097D – FEBRUARY 1991 – REVISED JANUARY 1997

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V <sub>CC</sub> = T <sub>A</sub> = 2	⊧ 5 V, 25°C	SN54AB	16833	SN74ABT	16833	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, CLK high or low		3		3		3		ns
		A port	4.5		4.5	h	4.5		
t <sub>su</sub>	Setup time before CLK <sup>↑</sup>	CLR	1		8 <u>1</u> 3	ų,	1		ns
		OEA	5		5		5		
t <sub>h</sub>	Hold time after $CLK^\uparrow$	A port or OEA	0		0		0		ns

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>(</sub> Tj	CC = 5 V A = 25°C	!, ;	SN54AB	Г16833	SN74AB1	16833	UNIT
		(001-01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A or B	B or A	1.5	2.5	3.3	1.5	4.2	1.5	4.1	ns
<sup>t</sup> PHL	AUB	BUIA	2	3.1	3.9	2	4.5	2	4.3	115
<sup>t</sup> PZH	OE	A or B	2	3.9	4.9	2	5.8	2	5.6	ns
<sup>t</sup> PZL	OE	AUB	2.5	4.3	5.1	2.5	6.2	2.5	6	115
<sup>t</sup> PHZ	OE	A or B	2	3.6	4.5	2	5.5	2	5.4	ns
<sup>t</sup> PLZ	OE	AUB	1.5	3	3.8	1.5	4.7	1.5	4.3	115
<sup>t</sup> PLH		PARITY	2	4.6	5.4	2	7	2	6.7	ns
<sup>t</sup> PHL	A or OE	PARITI	2	4.3	5.1	NV.	6.5	2	6.1	115
<sup>t</sup> PZH	OE	PARITY	2	3.6	5	02	5.8	2	5.7	ns
<sup>t</sup> PZL	OE		2.5	4.4	5.8	<b>Q</b> 2.5	6.7	2.5	6.5	115
<sup>t</sup> PHZ		PARITY	1.5	3.2	4	1.5	4.8	1.5	4.7	
<sup>t</sup> PLZ	OE		1.5	2.9	3.7	1.5	4.2	1.5	4.1	ns
<sup>t</sup> PLH	CLK, CLR	500	2	3.4	4.2	2	4.8	2	4.6	ns
<sup>t</sup> PHL	CLK	ERR	2	2.8	3.6	2	4.1	2	3.9	115



SCBS097D - FEBRUARY 1991 - REVISED JANUARY 1997



### PARAMETER MEASUREMENT INFORMATION

NOTES: A.  $C_L$  includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

E. t<sub>PHL</sub> is measured at 1.5 V.

F. tpLH is measured at VOL + 0.3 V.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated