SN74BCT29822 10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCBS089B - FEBRUARY 1989 - REVISED NOVEMBER 1993

- State-of-the-Art BiCMOS Design Significantly Reduces I_{CC7}
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic 300-mil DIPs (NT)

description

This 10-bit bus-interface flip-flop features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

(TOP VIEW) 24 🛮 V_{CC} Œ 1<u>D</u> ∏2 23 T 1Q 2D 3 22 2Q 3D **∏** 4 21 3Q 4D ∏ 5 20 ¶ 4Q 5D **1**6 19 5Q 6D **∏** 7 18**∏** 6Q 7<u>D</u>∏8 17 7Q 8D ∏9 16∏8Q 15 🛮 9Q 9D ∏ 10 10D **∏** 11 14**∏** 10Q GND [13 CLK 12

DW OR NT PACKAGE

The ten flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be complementary to the data (\overline{D}) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output enable (\overline{OE}) does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74BCT29822 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE (each flip-flop)

	INPUTS	OUTPUT	
OE.	CLK	D	Q
L	1	Н	L
L	\uparrow	L	Н
L	L	Χ	Q ₀
Н	X	Χ	Z

logic symbol†

OE ΕN 13 CLK > C1 23 1D 1D 1Q 3 22 2D 2Q 21 3D **3Q** 5 20 4Q 4D 6 19 5D 5Q 18 6Q 6D 8 17 7D 7Q 9 16 8Q 8D 10 15 9D 11 $10\overline{D}$ 10Q

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the disabled or power-off state, VO	–0.5 V to 5.5 V
Voltage range applied to any output in the high state, V _O	0.5 V to V _{CC}
Input clamp current, I _{IK} (V _I < 0)	–30 mÅ
Current into any output in the low state, IO	96 mA
Operating free-air temperature range	0°C to 70°C
Storage temperature range	−65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
V _{IL}	Low-level input voltage			8.0	V
lικ	Input clamp current			-18	mA
ІОН	High-level output current		-	-24	mA
lOL	Low-level output current			48	mA
TA	Operating free-air temperature	0	-	70	°C



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		TYP†	MAX	UNIT
VIK	V _{CC} = 4.5 V,	I _I = -18 mA			-1.2	V
Vau	V00 - 45 V	I _{OH} = -15 mA	2.4	3.3		V
Voн	V _{CC} = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			V
V _{OL}	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 48 mA		0.42	0.55	V
lı	V _{CC} = 5.5 V,	V _I = 7 V			0.1	mA
liн	V _{CC} = 5.5 V,	V _I = 2.7 V	-10		-75	μΑ
Ι _{ΙL}	$V_{CC} = 5.5 \text{ V},$	V _I = 0.5 V			-0.2	mA
los [‡]	$V_{CC} = 5.5 \text{ V},$	VO = 0	-75		-250	mA
lozh	$V_{CC} = 5.5 \text{ V},$	V _O = 2.7 V			20	μΑ
lozL	V _{CC} = 5.5 V,	V _O = 0.5 V			-20	μΑ
ICCL	$V_{CC} = 5.5 \text{ V},$	Outputs open		25	40	mA
Іссн	$V_{CC} = 5.5 \text{ V},$	Outputs open		6	15	mA
ICCZ	$V_{CC} = 5.5 \text{ V},$	Outputs open		2	10	mA
C _i	$V_{CC} = 5 V$,	$V_{I} = 2.5 \text{ V or } 0.5 \text{ V}$		5.5		pF
Co	$V_{CC} = 5 V$,	$V_0 = 2.5 \text{ V or } 0.5 \text{ V}$		7		pF

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V _{CC} = 5 V, T _A = 25°C		MIN	MAX	UNIT
			MIN	MAX			
f _{clock} Clock frequency		0	125	0	125	MHz	
t _W	N Pulse duration, CLK high or low		4		4		ns
t _{su}	Setup time, data before CLK↑	High	2.5		2.5		
		Low	6		6		ns
t _h	Hold time, data after CLK↑	High	0		0		no
	Hold liftle, data after CLN	Low	1.5		1.5		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
f _{max}			125			125		MHz
^t PLH	CLK	Q	3.3	6.8	8.8	3.3	10.3	ns
^t PHL			4.1	6.4	7.9	4.1	8.4	
^t PZH	ŌĒ	Q	2.8	6.1	7.9	2.8	9.3	20
tPZL			4.5	7.6	9.3	4.5	10.9	ns
^t PHZ	ŌĒ	Q	1.6	4.7	6.3	1.6	6.7	20
^t PLZ			1.5	3.8	5.3	1.5	5.8	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated