SN74BCT956 OCTAL BUS TRANSCEIVER AND LATCH WITH 3-STATE OUTPUTS

SCBS088A - NOVEMBER 1991 - REVISED NOVEMBER 1993

 State-of-the-Art BiCMOS Design Significantly Reduces I_{CCZ} 	DW OR NT PACKAGE (TOP VIEW)
ESD Protection Exceeds 2000 V Per	
MIL-STD-883C, Method 3015; Exceeds	SAB 2 23 LEBA
200 V Using Machine Model (C = 200 pF,	DIR 🛛 3 22 🗍 SBA
R = 0)	A1 🛛 4 21 🗍 OE
 Latch Version of the 'BCT646 	A2 🛛 5 🛛 20 🗍 B1
Independent Latches and Enables for	A3 🛛 6 19 🗍 B2
A and B Buses	A4 🛛 7 18 🗋 B3
• Multiplexed Real-Time and Stored Data	A5 🛛 8 17 🗋 B4
 Package Options Include Plastic 	A6 🛛 9 🛛 16 🗋 B5
Small-Outline (DW) Packages and Standard	A7 🛛 10 🛛 15 🗍 B6
Plastic 300-mil DIPs (NT)	A8 🛛 11 🛛 14 🗍 B7
	GND [12 13] B8
escription	

description

The SN74BCT956 consists of bus transceiver circuits, D-type latches, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal latches. Data on the A or B bus is stored in the latches when the appropriate latch-enable (LEAB or LEBA) input is low. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74BCT956.

Output-enable (\overline{OE}) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode (\overline{OE} low), data present at the high-impedance port may be stored in either latch or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. When the appropriate latch-enable input is high, the latch is transparent, and real-time data is output regardless of the level at the select control.

The direction control (DIR) determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The SN74BCT956 is characterized for operation from 0°C to 70°C.



SN74BCT956 OCTAL BUS TRANSCEIVER AND LATCH WITH 3-STATE OUTPUTS

SCBS088A - NOVEMBER 1991 - REVISED NOVEMBER 1993




Figure 1. Bus-Management Functions




SN74BCT956 OCTAL BUS TRANSCEIVER AND LATCH WITH 3-STATE OUTPUTS SCBS088A – NOVEMBER 1991 – REVISED NOVEMBER 1993

						FUNCTIO	N TABLE			
		INP	UTS			DAT	a I/o	OPERATION OR FUNCTION		
OE	DIR	LEAB	LEBA	SAB	SBA	A1 THRU A8	B1 THRU B8	OFERATION OR FUNCTION		
Х	Х	L	Х	Х	Х	Input	Unspecified [†]	Store A, B unspecified [†]		
х	Х	х	L	Х	Х	Unspecified [†]	Input	Store B, A unspecified [†]		
L	Н	Х	Х	L	Х	Input	Output	A transparent, real-time A data to B bus (thru)		
L	Н	Н	Х	Н	Х	Input	Output	A transparent, real-time A data to B bus (latch)		
L	Н	L	Х	L	Х	Input	Output	A data latched, real-time A data to B bus (thru)		
L	Н	L	Х	Н	Х	Input	Output	A data latched, latched A data to B bus (latch		
L	L	Х	Х	Х	L	Output	Input	B transparent, real-time B data to A bus (thru)		
L	L	Х	Н	Х	Н	Output	Input	B transparent, real-time B data to A bus (latch)		
L	L	Х	L	Х	L	Output	Input	B data latched, real-time B data to A bus (thru)		
L	L	Х	L	Х	Н	Output	Input	B data latched, latched B data to A bus (latch)		
н	Х	L	L	Х	Х	Input	Input	Isolation, A and B data latched		
н	Х	Н	Н	Х	Х	Input	Input	Isolation, no storage		

[†] The data output functions may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins is latched whenever the appropriate latch-enable input is low.

logic symbol[‡]




[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN74BCT956 OCTAL BUS TRANSCEIVER AND LATCH WITH 3-STATE OUTPUTS

SCBS088A - NOVEMBER 1991 - REVISED NOVEMBER 1993

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, VI (except I/O ports) (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the disabled or power-off state, VO	–0.5 V to 5.5 V
Voltage range applied to any output in the high state, VO	$\dots -0.5$ V to V _{CC}
Input clamp current, I _{IK} (V _I < 0)	–30 mÅ
Current into any output in the low state, I _O	128 mA
Operating free-air temperature range	
Storage temperature range	. −65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
IIК	Input clamp current			-18	mA
IOH	High-level output current			-15	mA
IOL	Low-level output current			64	mA
TA	Operating free-air temperature	0		70	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	-	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lj = -18 mA			-1.2	V
V			I _{OH} = -3 mA	2.4	3.3		M
VOH		$V_{CC} = 4.5 V$	I _{OH} = -15 mA	2	3.1		V
VOL		V _{CC} = 4.5 V,	I _{OL} = 64 mA		0.42	0.55	V
Ц	Any input	V _{CC} = 5.5 V,	V _I = 5.5 V			1	mA
. +	A or B ports		N/ 071/			70	
IIH [‡] Control ir	Control input	V _{CC} = 5.5 V,	V _I =2?.Y' v			20	μA
IIL‡	Any input	V _{CC} = 5.5 V,	V _I = 0.5 V			-0.7	mA
los§		V _{CC} = 5.5 V,	$V_{O} = 0$	-100		-225	mA
ICCL		V _{CC} = 5.5 V,	Outputs open		42	67	mA
Іссн		V _{CC} = 5.5 V,	Outputs open		5	8	mA
ICCZ		V _{CC} = 5.5 V,	Outputs open		6.7	11	mA
Ci	Control input	V _{CC} = 5 V,	V _I = 2.5 V or 0.5 V		5		pF
C _{io}	A to B				11		-5
	B to A	V _{CC} = 5 V,	V _O = 2.5 V or 0.5 V		11		pF

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V _{CC} = 5 V, T _A = 25°C		MIN	МАХ	UNIT
			MIN	MAX			
tw	Pulse duration, LE high		4		4		ns
	Setup time, data before LE \downarrow	High	0		0		
t _{su}		Low	3	3		ns	
	Hold time, data after LE \downarrow	High	0		0		ns
^t h		Low	2.5		2.5		



SN74BCT956 OCTAL BUS TRANSCEIVER AND LATCH WITH 3-STATE OUTPUTS SCBS088A- NOVEMBER 1991 - REVISED NOVEMBER 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Note 3)

PARAMETER	FROM (INPUT)	TO		CC = 5 V A = 25°C		MIN	МАХ	UNIT
	(INFOT)	(OUTPUT)	MIN	TYP	MAX			
^t PLH	A or B	B or A	2.2	5.1	7.3	2.2	8.3	ns
^t PHL	SAB or SBA high (latch)	BUIA	3.6	6.7	10	3.6	11.7	115
^t PLH	A or B	B or A	2	5.1	7.2	2	8.2	ns
^t PHL	SAB or SBA low (thru)	BUIA	3.3	6.7	9.3	3.3	11.1	115
^t PLH	LEBA or LEAB	A or B	2.2	5.5	7.9	2.2	9.3	ns
^t PHL	LEDA OF LEAD	AOID	2.9	6	8.5	2.9	9.8	115
^t PLH	SAB or SBA†	B or A	3.7	6.8	10.6	3.7	13.3	ns
^t PHL	A or B high	BUIA	2.6	5.3	7.4	2.6	8.2	115
^t PLH	SAB or SBA [†]	B or A	3.2	7.4	9.5	3.2	11.2	ns
^t PHL	A or B low	BUIA	3.8	7.7	10.1	3.8	12.2	115
^t PZH	OE	A or B	3.1	6.9	9.5	3.1	11.7	ns
^t PZL	UE	AUD	3.9	7.8	10.7	3.9	13.1	115
^t PHZ	OE	A or B	3.5	6.6	8.9	3.5	10.7	ns
^t PLZ	UE	AOIB	2.6	5.9	8.3	2.6	9.5	115
^t PZH	DIR	A or B	2.1	5	9.8	2.1	12	ns
^t PZL	DIK		2.9	6	10.9	2.9	13.1	115
^t PHZ	DIR	A or B	3.6	6.3	10.2	3.6	12.5	ns
^t PLZ	אוט	AUD	2.5	5.7	8.9	2.5	10.8	115

[†] These parameters are measured with the internal output state of the storage register opposite to that of the bus input. NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated