SN54ABT16543 . . . WD PACKAGE

SN74ABT16543 . . . DGG OR DL PACKAGE

(TOP VIEW)

SCBS087C - FEBRUARY 1991 - REVISED JANUARY 1997

- Members of the Texas Instruments *Widebus*™ Family
- State-of-the-Art *EPIC-*II*B*<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

#### description

The 'ABT16543 16-bit registered transceivers contain two sets of D-type latches for temporary storage of data flowing in either direction. The 'ABT16543 can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable ( $\overline{CEAB}$ ) input must be low to enter data from A or to output data from B. If  $\overline{CEAB}$ is low and  $\overline{LEAB}$  is low, the A-to-B latches are transparent; a subsequent low-to-high transition of  $\overline{LEAB}$  puts the A latches in the storage mode. With  $\overline{CEAB}$  and  $\overline{OEAB}$  both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$  inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16543 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT16543 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



1 OEAB		) 56	1OEBA
1LEAB	-	55	L
1CEAB		54	1CEBA
GND		53	GND
	5	52	1B1
1A2		51	1B2
V <sub>CC</sub>		50	]v <sub>cc</sub>
1A3 [		49	1B3
1A4 [	9	48	] 1B4
1A5 [	10	47	] 1B5
GND [	11	46	] GND
1A6 [	12	45	] 1B6
1A7 [	13	44	] 1B7
1A8 [	14	43	] 1B8
2A1 [	15	42	] 2B1
2A2 [		41	] 2B2
2A3 [		40	] 2B3
GND [		39	] GND
2A4 [		38	] 2B4
2A5 🛛		37	] 2B5
2A6 [		36	2B6
V <sub>CC</sub>		35	] ∨ <sub>CC</sub>
2A7 [		34	2B7
2A8 [		33	2B8
GND [		32	GND
2CEAB	26	31	2CEBA
2LEAB	27	30	
20EAB	28	29	20EBA

# SN54ABT16543, SN74ABT16543 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS087C – FEBRUARY 1991 – REVISED JANUARY 1997

#### **FUNCTION TABLE<sup>†</sup>** (each 8-bit section)

(040110 #110001101)								
	INPU	JTS	OUTPUT					
CEAB	LEAB	OEAB	Α	В				
Н	Х	Х	Х	Z				
Х	Х	Н	Х	Z				
L	Н	L	Х	в <sub>0</sub> ‡				
L	L	L	L	L				
L	L	L	Н	Н				

<sup>†</sup> A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

<sup>‡</sup> Output level before the indicated steady-state input conditions were established



logic symbol<sup>†</sup>


10EBA	56		1EN3				
1CEBA	54		G1				
1LEBA	55		1C5				
1OEAB	1		2EN4				
1CEAB	3		G2				
1LEAB	2		2C6				
20EBA	29		7EN9				
20EBA	31		G7				
20LBA	30		7C11				
	28		8EN10				
2CEAB	26		G8				
2LEAB	27		8C12				
	5					52	
1A1		• •	⊽3	5D -			1B1
	6	L	6D	4 ▽ -		51	
1A2	8					49	1B2
1A3	9					48	1B3
1A4				-		40	1B4
1A5	10						1B5
1A6	12			-		45	1B6
1A7	13			-		44	1B7
1A8	14					43	1B8
2A1	15	-•	⊽9	11D		42	2B1
			12D	10▽			
2A2	16					41	2B2
2A3	17				<b></b>	40	2B3
2A4	19				_ <b>4</b> }-	38	2B4
2A5	20	_ <b>.</b>			_ <b></b>	37	2B5
2A5 2A6	21					36	2B5 2B6
2A0 2A7	23					34	
	24					33	2B7
2A8					<b>~</b>		2B8

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS087C - FEBRUARY 1991 - REVISED JANUARY 1997

### logic diagram (positive logic)



To Seven Other Channels



SCBS087C - FEBRUARY 1991 - REVISED JANUARY 1997

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ Input voltage range, $V_I$ (except I/O ports) (see Note 1) Voltage range applied to any output in the high or power-off state, $V_O$ Current into any output in the low state, $I_O$ : SN54ABT16543	0.5 V to 7 V 0.5 V to 5.5 V
SN74ABT16543	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)	
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package	81°C/W
DL package	
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

#### recommended operating conditions (see Note 3)

			SN54AB1	16543	SN74ABT	16543	UNIT
			MIN	MAX	MIN	MAX	
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	VIH High-level input voltage		2		2		V
VIL	IL Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	VCC	0	VCC	V
ЮН	High-level output current			-24		-32	mA
IOL	L Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Τ <sub>Α</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



SCBS087C - FEBRUARY 1991 - REVISED JANUARY 1997

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER		TEST CONDITIONS		Т	A = 25°C	;	SN54AB	Г16543	SN74AB		
PA	RAMETER	TEST CO	MIN		TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = –3 mA	2.5			2.5		2.5		
V		V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = –3 mA	3			3		3		V
VOH		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				v
		VCC = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2		
Vei			I <sub>OL</sub> = 48 mA			0.55		0.55			v
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	v
V <sub>hys</sub>					100						mV
lj –	Control inputs	V <sub>CC</sub> = 5.5 V,	VI = V <sub>CC</sub> or GND			±1		±1		±1	μA
•	A or B ports					±100		±100		±100	•
IOZH‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50**		10		50	μA
Iozl‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-50**		-10		-50	μA
loff		V <sub>CC</sub> = 0,	VI or VO $\leq$ 4.5 V			±100				±100	μA
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μΑ
۱0§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-200	-50	-200	-50	-200	mA
		V <sub>CC</sub> = 5.5 V,	Outputs high			2		2		2	
ICC	A or B ports	$I_{O} = 0,$	Outputs low			35		35		35	mA
		$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled			2		2		2	
$\Delta I_{CC}$ ¶		$V_{CC}$ = 5.5 V, One in Other inputs at $V_{CC}$	put at 3.4 V, or GND			0.5		0.5		0.5	mA
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			3						pF
Cio	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			8.5						pF

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

\*\* These limits apply only to the SN74ABT16543.

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ .

<sup>‡</sup> The parameters IOZH and IOZL include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $\P$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		16543	SN74ABT16543		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, LEAB or LEBA low		4		4		4		ns
		High	1.5		1.5		1.5		
t <sub>su</sub>	Setup time, data before $\overline{LEAB}\uparrow$ or $\overline{LEBA}\uparrow$	Low	3.5		3.5		3.5		ns
+.		High	1.5		1.5		1.5		ns
<sup>t</sup> h	Hold time, data after $\overline{LEAB}\uparrow$ or $\overline{LEBA}\uparrow$	Low	2		2		2		115



SCBS087C - FEBRUARY 1991 - REVISED JANUARY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>(</sub> Т,	CC = 5 V A = 25°C	!, ;	MIN	МАХ	UNIT
			MIN	TYP	MAX			
<sup>t</sup> PLH	A or B	B or A	0.8	2.5	3.3	0.8	3.9	ns
<sup>t</sup> PHL	AULP	BOIA	0.9	2.7	4.4	0.9	5.2	115
<sup>t</sup> PLH	LE	A or B	1	3.1	4.3	1	5.3	ns
<sup>t</sup> PHL		AUB	1.2	3.3	4.8	1.2	5.7	115
<sup>t</sup> PZH	OE	A or B	0.8	3.4	4.3	0.8	5.3	ns
<sup>t</sup> PZL	ÛE		1.1	3.8	7	1.1	7.9	113
<sup>t</sup> PHZ	OE	A or B	1.9	4	6.3	1.9	7.2	ns
<sup>t</sup> PLZ	ÛE	AUD	1.6	3.3	4.6	1.6	5	115
<sup>t</sup> PZH	CE	A or B	0.9	3.8	4.9	0.9	6.3	ns
tPZL	CE	AUD	1.2	4.2	6.8	1.2	7.9	115
<sup>t</sup> PHZ	CE	A at D	2	4.5	6.4	2	7.3	ns
<sup>t</sup> PLZ	υL	A or B	1.7	3.9	5.1	1.7	5.6	115

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V( Т,	CC = 5 V A = 25°C	', ;	MIN	МАХ	UNIT
			MIN	TYP	MAX			
<sup>t</sup> PLH	A or B	B or A	1	2.5	3.3	1	3.8	ns
<sup>t</sup> PHL	AULP	DUIA	1	2.7	4.4	1	5.1	115
<sup>t</sup> PLH	Ē	A or B	1	3.1	4.3	1	5.2	ns
<sup>t</sup> PHL		AUD	1.2	3.3	4.8	1.2	5.6	115
<sup>t</sup> PZH	OE	A or B	1	3.4	4.3	1	5.2	ns
<sup>t</sup> PZL	ÛE	AUB	1.1	3.8	5.9	1.1	7	113
<sup>t</sup> PHZ		A or B	1.9	4	5	1.9	5.7	ns
<sup>t</sup> PLZ	OE	AUB	1.6	3.3	4.2	1.6	4.6	115
<sup>t</sup> PZH	CE	CF A or B	1	3.8	4.9	1	6.2	ns
<sup>t</sup> PZL	CE	AUB	1.2	4.2	6.5	1.2	7.8	115
<sup>t</sup> PHZ	CE	A or B	2	4.5	5.6	2	6.6	
<sup>t</sup> PLZ	UE UE	AUB	1.7	3.9	5.1	1.7	5.4	ns



SCBS087C - FEBRUARY 1991 - REVISED JANUARY 1997



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated