
- Members of the Texas Instruments Widebus™ Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- UBT[™] (Universal Bus Transceiver)
 Combines D-Type Latches and D-Type
 Flip-Flops for Operation in Transparent,
 Latched, or Clocked Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 5 V, T_A = 25°C
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

These 18-bit universal bus transceivers consist of storage elements that can operate either as D-type latches or D-type flip-flops to allow data flow in transparent or clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

SN54ABT16501 . . . WD PACKAGE SN74ABT16501 . . . DGG OR DL PACKAGE (TOP VIEW)



Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and OEBA is active low).

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor and \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sourcing/current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC-IIB, and UBT are trademarks of Texas Instruments Incorporated.



SN54ABT16501, SN74ABT16501 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS086C - FEBRUARY 1991 - REVISED JANUARY 1997

description (continued)

The SN54ABT16501 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT16501 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE[†]


	INPUTS						
OEAB	LEAB	CLKAB	Α	В			
L	Х	Х	Χ	Z			
Н	Н	Χ	L	L			
Н	Н	Χ	Н	Н			
Н	L	\uparrow	L	L			
Н	L	\uparrow	Н	Н			
Н	L	Н	Χ	B ₀ ‡			
н	L	L	Χ	в ₀ §			

[†] A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

[‡]Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low


[§] Output level before the indicated steady-state input conditions were established

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To 17 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	\dots –0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT16501	96 mA
SN74ABT16501	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T _{stq}	\dots –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



recommended operating conditions (see Note 3)

	s		SN54ABT	16501	SN74ABT16501		UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH			2	EN	2		V
V _{IL}	V _{IL} Low-level input voltage					0.8	V
V _I Input voltage			0 0	VCC	0	VCC	V
IOH High-level output current			(0)	-24		-32	mA
loL	I _{OL} Low-level output current		200	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled) Ye	10		10	ns/V
T _A	Operating free-air temperature		– 55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

SN54ABT16501, SN74ABT16501 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS086C - FEBRUARY 1991 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		Т	A = 25°C	;	SN54ABT16501		SN74ABT16501		UNIT	
PAI	RAMETER	TEST CO	TEOT CONDITIONS		TYP†	MAX	MIN	MAX	MIN	MAX	UNII	
VIK		$V_{CC} = 4.5 \text{ V},$	$I_I = -18 \text{ mA}$			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5			
\ \/a		$V_{CC} = 5 V$,	$I_{OH} = -3 \text{ mA}$	3			3		3		V	
VOH		V00 = 4.5.V	$I_{OH} = -24 \text{ mA}$	2			2				V	
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2			
VOL		V00 = 4.5.V	I _{OL} = 48 mA			0.55		0.55			V	
VOL		VCC = 4.5 V, VCC = 4.5 V, VCC = 5 V, VCC = 4.5 V VCC = 4.5 V VCC = 5.5 V, VCC =	I _{OL} = 64 mA			0.55*				0.55	V	
V _{hys}					100			2			mV	
ļ.,	Control inputs	$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 0.00 \text{ V}$	V _I = V _{CC} or GND			±1		<u>/</u> ±1		±1	μΑ	
li .	A or B ports		5.5 v, v = vCC or GND			±100		±100		±100	μΑ	
lozh [‡]		$V_{CC} = 5.5 \text{ V},$	V _O = 2.7 V			50	4	50		50	μΑ	
lozL [‡]		$V_{CC} = 5.5 \text{ V},$	V _O = 0.5 V			- 50	3	- 50		- 50	μΑ	
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100	90			±100	μΑ	
ICEX			Outputs high			50	y _q	50		50	μА	
IO§		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	– 50	-180	-50	-180	mA	
		Vcc = 5.5 V.	Outputs high			3		5		3		
ICC	A or B ports	$I_{O} = 0$,	Outputs low			76		76		76	mA	
		$V_I = V_{CC}$ or GND O	Outputs disabled			3.3		5.3		3.3		
•	Control inputs	V _C C = 5.5 V, One i	input at 3.4 V,			5		6		5	mA	
∆ICC¶	A or B ports					1.5		1.5		1.5	mA	
Ci	Control inputs	V _I = 2.5 V or 0.5 V			4						pF	
C _{io}	A or B ports	V _O = 2.5 V or 0.5 V			8						pF	

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				SN54AB	Г16501	SN74AB1	UNIT	
				MIN	MAX	MIN	MAX	UNIT
f _{clock} Clock frequency, CLKAB or CLKBA					105	0	105	MHz
# Duta dissation		LEAB or LEBA high		3.3	EN	3.3		20
t _W #	Pulse duration	CLKAB or CLKBA high or low		4.7	EL	4.7	MAX	ns
		A before CLKAB↑ or B before CLKBAˆ	`	4 4	7/	3.5		
t _{su}	t _{SU} Setup time	A before LEAB↓ or B before LEBA↓	CLK high	4		4		ns
			CLK low	1,5		1.5		
t. Holdtime	Hold time	A after CLKAB↑ or B after CLKBA↑ A after LEAB↓ or B after LEBA↓		Q 1		1		nc
^t h	HOIG WITE			2.5		2.5		ns

[#]This parameter is specified by design, but not production tested.



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] The parameters IOZH and IOZL include the input leakage current.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.


SN54ABT16501, SN74ABT16501 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS086C - FEBRUARY 1991 - REVISED JANUARY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₍	CC = 5 V 4 = 25°C	/, ;	SN54ABT16501		SN74ABT16501		UNIT
	(1141 01)	(0011 01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}	CLKAB or CLKBA		105	160		105		105		MHz
tPLH	A or B	B or A	1	2.6	3.4	1	3.9	1	3.7	no
^t PHL		BULA	1	2.6	3.4	1	4.1	1	4	ns
^t PLH	LEAB or LEBA	B or A	1.3	3.3	4.3	1.3	5.4	1.3	5.1	ns
^t PHL		BUA	1.4	3.1	4.1	1.4	4.6	1.4	4.4	115
^t PLH	CLKAB or CLKBA	B or A	1.5	3.5	4.5	1.5	5.3	1.5	5	no
^t PHL	CLKAB OI CLKBA	BUIA	1.3	3.1	4.1	1.3	4.6	1.3	4.4	ns
^t PZH	0545 0554	D.o. A	1	3	4	₩ 1	4.8	1	4.7	
t _{PZL}	OEAB or OEBA	B or A	2.6	4.9	5.9	2.6	6.6	2.6	6.5	ns
^t PHZ	OF AR or OFRA	B or A	1.6	3.9	4.9	1.6	5.9	1.6	5.8	no
^t PLZ	OEAB or OEBA	D UF A	1.1	3.4	4.4	1.1	5.1	1.1	4.9	ns

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Q} = 50 Ω , $t_{f} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated