

SN74BCT29844

9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCBS077A – SEPTEMBER 1991 – REVISED NOVEMBER 1993

- **State-of-the-Art BiCMOS Design**
Significantly Reduces I_{CCZ}
- **ESD Protection Exceeds 2000 V Per**
MIL-STD-883C, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)
- **Package Options Include Plastic**
Small-Outline (DW) Packages and Standard
Plastic 300-mil DIPs (NT)

description

The SN74BCT29844 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.


The nine latches are transparent D-type latches. When the latch-enable (LE) input is high, the Q outputs are complementary to the inverting data (\overline{D}) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the nine outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pull-up components.

The output enable (\overline{OE}) does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74BCT29844 is characterized for operation from 0°C to 70°C.

DW OR NT PACKAGE
(TOP VIEW)



FUNCTION TABLE


INPUTS					OUTPUT Q
\overline{PRE}	\overline{CLR}	\overline{OE}	LE	\overline{D}	
L	X	L	X	X	H
H	L	L	X	X	L
H	H	L	H	L	H
H	H	L	H	H	L
H	H	L	L	X	Q_0
X	X	H	X	X	Z

SN74BCT29844


9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCBS077A – SEPTEMBER 1991 – REVISED NOVEMBER 1993

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	– 0.5 V to 7 V
Input voltage range, V_I (see Note 1)	– 0.5 V to 7 V
Voltage range applied to any output in the disabled or power-off state, V_O	– 0.5 V to 7 V
Voltage range applied to any output in the high state, V_O	– 0.5 V to V_{CC}
Input clamp current, I_{IK} ($V_I < 0$)	– 30 mA
Current into any output in the low state, I_O	96 mA
Operating free-air temperature range	0°C to 70°C
Storage temperature range	– 65°C to 150°C

‡ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the “recommended operating conditions” section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
I_{IK}	Input clamp current			– 18	mA
I_{OH}	High-level output current			– 24	mA
I_{OL}	Low-level output current			48	mA
T_A	Operating free-air temperature	0		70	°C

SN74BCT29844
9-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCBS077A – SEPTEMBER 1991 – REVISED NOVEMBER 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
V_{IK}	$V_{CC} = 4.5\text{ V}$,	$I_I = -18\text{ mA}$			-1.2	V
V_{OH}	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -15\text{ mA}$	2.4			V
		$I_{OH} = -24\text{ mA}$	2			
V_{OL}	$V_{CC} = 4.75\text{ V}$,	$I_{OH} = -3\text{ mA}$	2.7			V
	$V_{CC} = 4.5\text{ V}$,	$I_{OL} = 48\text{ mA}$		0.42	0.55	
I_I	$V_{CC} = 5.5\text{ V}$,	$V_I = 7\text{ V}$			0.1	mA
I_{IH}	$V_{CC} = 5.5\text{ V}$,	$V_I = 2.7\text{ V}$	-10		-75	μA
I_{IL}	$V_{CC} = 5.5\text{ V}$,	$V_I = 0.5\text{ V}$			-0.2	mA
I_{OS}^\ddagger	$V_{CC} = 5.5\text{ V}$,	$V_O = 0$	-75		-275	mA
I_{OZH}	$V_{CC} = 5.5\text{ V}$,	$V_O = 2.7\text{ V}$			20	μA
I_{OZL}	$V_{CC} = 5.5\text{ V}$,	$V_O = 0.5\text{ V}$			-20	μA
I_{CCL}	$V_{CC} = 5.5\text{ V}$,	Outputs open		3	7	mA
I_{CCH}	$V_{CC} = 5.5\text{ V}$,	Outputs open		24	35	mA
I_{CCZ}	$V_{CC} = 5.5\text{ V}$,	Outputs open		3	7	mA
C_i	$V_{CC} = 5\text{ V}$,	$V_I = 2.5\text{ V}$ or 0.5 V		5		pF
C_o	$V_{CC} = 5\text{ V}$,	$V_O = 2.5\text{ V}$ or 0.5 V		8		pF

[†] All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		$V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$		MIN	MAX	UNIT
		MIN	MAX			
t_w	Pulse duration	$\overline{\text{PRE}}$ low	4	4		ns
		$\overline{\text{CLR}}$ low	4	4		
		LE high	4	4		
t_{su}	Setup time, data before $\text{LE}\downarrow$	High or low	2.5	2.5		ns
		$\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ inactive	2	2		
t_h	Hold time, data after $\text{LE}\downarrow$	High	2	2		ns
		Low	3	3		

SN74BCT29844

9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCBS077A – SEPTEMBER 1991 – REVISED NOVEMBER 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
t_{PLH}	\overline{D}	Q	1.8	5	7.3	1.8	9	ns
t_{PHL}			2.2	5	7	2.2	7.8	
t_{PLH}	LE	Q	2.1	5	7	2.1	8.2	ns
t_{PHL}			2.7	4.5	6.9	2.7	7.5	
t_{PLH}	\overline{PRE}	Q	1.5	4.5	6.7	1.5	8	ns
t_{PHL}			2.2	4.5	6.2	2.2	6.4	
t_{PLH}	\overline{CLR}	Q	2.1	4.7	6.5	2.1	7.3	ns
t_{PHL}			2.4	5.3	7.7	2.4	8.9	
t_{PZH}	\overline{OE}	Q	2.1	5.2	7.6	2.1	9.3	ns
t_{PZL}			4.7	8.1	10.6	4.7	12.2	
t_{PHZ}	\overline{OE}	Q	2.1	4.3	5.8	2.1	6.6	ns
t_{PLZ}			1.5	4.3	6	1.5	6.8	

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.