
SCBS073G - SEPTEMBER 1991 - REVISED MAY 1997

- **Members of the Texas Instruments** Widebus™ Family
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$
- Distributed V<sub>CC</sub> and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OI</sub>)
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package **Using 25-mil Center-to-Center Spacings**

#### description

The SN54ABT16244 and SN74ABT16244A are 16-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical OE (active-low output-enable) inputs.

SN54ABT16244 . . . WD PACKAGE SN74ABT16244A . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)



To ensure the high-impedance state during power up or power down,  $\overline{\sf OE}$  should be tied to  ${\sf V}_{\sf CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16244 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16244A is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE** (each buffer)

INPU	JTS	OUTPUT
ŌĒ	Α	Υ
L	Н	Н
L	L	L
Н	Χ	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

ISTRUMENTS

## SN54ABT16244, SN74ABT16244A 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS073G - SEPTEMBER 1991 - REVISED MAY 1997


## logic symbol<sup>†</sup>



 $<sup>\</sup>ensuremath{^{\dagger}}$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



### logic diagram (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high or power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT16244	96 mA
SN74ABT16244A	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	
Package thermal impedance, θ <sub>.IA</sub> (see Note 2): DGG package	89°C/W
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



## SN54ABT16244, SN74ABT16244A **16-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS073G - SEPTEMBER 1991 - REVISED MAY 1997

### recommended operating conditions (see Note 3)

			SN54AB1	Г16244	SN74ABT1	UNIT	
			MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub> Supply voltage		4.5	5.5	4.5	5.5	V	
V <sub>IH</sub> High-level input voltage		2		2		V	
V <sub>IL</sub> Low-level input voltage			0.8		0.8	V	
V <sub>I</sub> Input voltage		0	VCC	0	VCC	V	
IOH High-level output current			-24		-32	mA	
loL	IOL Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	T <sub>A</sub> Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T,	<sub>A</sub> = 25°C	t	SN54AB1	Γ16244	SN74ABT1	UNIT		
PARAM	MEIER	TEST CONDITIONS		MIN	TYP <sup>‡</sup>	MAX	MIN	MAX	MIN	MAX	UNII	
VIK		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
VC		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5			
\ \/ a		V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA	3			3		3		V	
VOH		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				V	
		vCC = 4.5 v	$I_{OH} = -32 \text{ mA}$	2*					2			
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55		0.55			V	
VOL		VCC = 4.5 V	$I_{OL} = 64 \text{ mA}$			0.55*				0.55	V	
V <sub>hys</sub>					100						mV	
IĮ		$V_{CC} = 5.5 \text{ V},$	$V_I = V_{CC}$ or GND			±1		±1		±1	μΑ	
lozh		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.7 V			10§		10		10§	μΑ	
$I_{OZL}$ $V_{CC} = 5.5 \text{ V},$		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.5 V			-10§		-10		–10§	μΑ	
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ	
ICEX		V <sub>C</sub> C = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μΑ	
IO¶		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.5 V	<b>-</b> 50	-100	-180	-50	-180	-50	-180	mA	
		V <sub>CC</sub> = 5.5 V,	Outputs high			3		2		3		
ICC		$I_{O} = 0$ ,	Outputs low			32		32		32	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			3		2		3		
	Data	V <sub>CC</sub> = 5.5 V, One input at 3.4 V,	Outputs enabled			0.05		1.5		0.05		
∆lcc#	inputs	Other inputs at V <sub>CC</sub> or GND	Outputs disabled			0.05		1		0.05	mA	
	Control inputs $V_{CC} = 5.5 \text{ V}$ , One inputs other inputs at $V_{CC}$					0.05		1.5		0.05		
Ci		V <sub>I</sub> = 2.5 V or 0.5 V			3						pF	
Co		V <sub>O</sub> = 2.5 V or 0.5 V			8						pF	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>#</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



<sup>†</sup> Characteristics for  $T_A = 25$ °C apply to the SN74ABT16244A only.

 $<sup>\</sup>ddagger$  All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>§</sup> This data sheet limit may vary among suppliers.

 $<sup>\</sup>P$  Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

## SN54ABT16244, SN74ABT16244A 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS073G - SEPTEMBER 1991 - REVISED MAY 1997


switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L$  = 50 pF (unless otherwise noted) (see Figure 1)

	FROM (INPUT)							
PARAMETER		TO (OUTPUT)	V <sub>(</sub>	CC = 5 V 4 = 25°C	/, ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
t <sub>PLH</sub>	А	A Y	0.7	2.3	3.2	0.7	3.6	ns
<sup>t</sup> PHL			0.5	2.6	3.7	0.5	4.2	115
<sup>t</sup> PZH	ŌĒ	V	0.7	3	4	0.7	4.9	ns
tPZL		OE f	0.9	3.2	5.5	0.9	6.5	115
<sup>t</sup> PHZ	ŌĒ	V	1.7	3.6	5	1.7	6	ns
<sup>t</sup> PLZ		1	1.5	2.9	4.7	1.5	5.7	110

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L$  = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>(</sub>	CC = 5 V 4 = 25°C	/, ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
t <sub>PLH</sub>	А	A V	1	2.3	3.2	1	3.5	ns
t <sub>PHL</sub>		,	1	2.6	3.7	1	4.1	115
<sup>t</sup> PZH	ŌĒ	V	1	3	3.8	1	4.8	ns
tPZL	OE	ı	1	3.2	4	1	4.8	110
<sup>t</sup> PHZ	ŌĒ	V	1	3.6	4.4	1	4.8	nc
t <sub>PLZ</sub>		1	1	2.9	3.7	1	4.1	ns

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50~\Omega$ ,  $t_f \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated