SCBS072F - JANUARY 1991 - REVISED MAY 1997

- State-of-the-Art EPIC-IIB[™] BiCMOS Design **Significantly Reduces Power Dissipation**
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical VOLP (Output Ground Bounce) • < 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- **Package Options Include Plastic** • Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (NT) and Ceramic (JT) DIPs

description

These devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select either real-time or stored data for transfer. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT652A.

(TOP VI	EW)	
(CLKAB [SAB [OEAB [A1 [A2 [A3 [A4 [A5 [A6 [A7 [A8 [1 U	24 23 22 21 20 19 18 17 16 15 14	V _{CC} CLKBA SBA OEBA B1 B2 B3 B4 B5 B6 B7
GND [12	13	B8

SN54ABT652A ... JT OR W PACKAGE

SN74ABT652A . . . DB, DW, NT, OR PW PACKAGE



				•				,				
			OEAB	SAB	CLKAB	NC	Vcc	CLKBA	SBA			
	1	Т										
	ſ		4	3	2	1	20	27	26			
A1	þ	5	4	3	2	1	20	21		25	OEE	ЗA
A2		6							2	24	B1	
A2	D.	7							2	23	B2	
NC	р	8							2	22	NC	
A4	P	9							2	21	B3	
A5	D.	10)						2	20	B4	
A6	P	11								19	B5	
		í	12	13	14	15	16	17	18			
			_									
			A7	A8	GND	S	B8	B7	B6			
					G							

NC - No internal connection

Data on the A- or B-data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the select- or enable-control inputs. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

To ensure the high-impedance state during power up or power down, $\overline{\mathsf{OEBA}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver (B to A). OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver (A to B).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SCBS072F - JANUARY 1991 - REVISED MAY 1997

description (continued)

The SN54ABT652A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT652A is characterized for operation from -40°C to 85°C.

					FU	NCTION TABLE		
		INP	UTS			DATA	v 1/o†	
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	OPERATION OR FUNCTION
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	\uparrow	\uparrow	Х	Х	Input	Input	Store A and B data
Х	Н	\uparrow	H or L	Х	Х	Input	Unspecified [‡]	Store A, hold B
н	Н	Ŷ	Ŷ	x‡	Х	Input	Output	Store A in both registers
L	Х	H or L	\uparrow	Х	Х	Unspecified [‡]	Input	Hold A, store B
L	L	\uparrow	\uparrow	Х	Х‡	Output	Input	Store B in both registers
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	н	Output	Input	Stored B data to A bus
н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
н	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus
н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

[†] The data-output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

[‡]Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.





Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.

Figure 1. Bus-Management Functions



SN54ABT652A, SN74ABT652A

WITH 3-STATE OUTPUTS

OCTAL REGISTERED TRANSCEIVERS

SCBS072F - JANUARY 1991 - REVISED MAY 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.





logic diagram (positive logic)

To Seven Other Channels

Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.



SCBS072F - JANUARY 1991 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_I (except I/O ports) (see Note 1) Voltage range applied to any output in the high or power-off state, V_O Current into any output in the low state, I_O : SN54ABT652A SN74ABT652A Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$) Package thermal impedance, θ_{JA} (see Note 2): DB package DW package NT package PW package PW package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions (see Note 3)

			SN54AB	T652A	SN74AB	T652A	UNIT
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	VCC	0	Vcc	V
IOH	High-level output current			-24		-32	mA
IOL	OL Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		5		5	ns/V
Т _А	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



SCBS072F - JANUARY 1991 - REVISED MAY 1997

	DAMETED		TEST CONDITIONS			T _A = 25°C			SN74AB			
PA	RAMETER	IESI CO	NDITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V	
		V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5			2.5		2.5			
		V _{CC} = 5 V,	I _{OH} = -3 mA	3			3		3		V	
VOH			I _{OH} = -24 mA	2			2				v	
		V _{CC} = 4.5 V	I _{OH} = -32 mA	2*					2			
Vai			I _{OL} = 48 mA			0.55		0.55			v	
VOL		V _{CC} = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	v	
V _{hys}					100						mV	
1.	Control inputs					±1		±1		±1	۵	
1	A or B ports	V _{CC} = 5.5 V,	5.5 V, $V_{I} = V_{CC}$ or GND			±100		±100		±100	μA	
lоzн‡		V _{CC} = 5.5 V,	V _O = 2.7 V			50**		10		50	μA	
Iozl‡		V _{CC} = 5.5 V,	V _O = 0.5 V			-50**		-10		-50	μA	
l _{off}		$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} \leq 4.5 \text{ V}$			±100				±100	μA	
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μΑ	
۱ ₀ §		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
		V _{CC} = 5.5 V,	Outputs high			250		250		250	μA	
ICC		$I_{O} = 0,$	Outputs low			30		30		30	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			250		250		250	μA	
∆ICC¶		$V_{CC} = 5.5 V$, One in Other inputs at V_{CC}				1.5		1.5		1.5	mA	
Ci	Control inputs	V _I = 2.5 V or 0.5 V			7						pF	
Cio	A or B ports	V _O = 2.5 V or 0.5 V			12						pF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

* On products compliant to MIL-PRF-38535, this parameter does not apply.

** These limits apply only to the SN74ABT652A.

[†] All typical values are at $V_{CC} = 5$ V.

[‡] The parameters I_{OZH} and I_{OZL} include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 \P This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS072F - JANUARY 1991 - REVISED MAY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

			SN54AB	3T652A		
		V _{CC} = T _A = 2	= 5 V, 25°C	MIN	МАХ	UNIT
		MIN	MAX			
fclock	Clock frequency	0	125	0	125	MHz
tw	Pulse duration, CLK high or low	4		4		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	3		3.5		ns
^t h	Hold time, A or B after CLKAB↑ or CLKBA↑	1.5		1.5		ns

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

			SN74AE	3T652A		
		V _{CC} = T _A = 2	= 5 V, 25°C	MIN	МАХ	UNIT
		MIN	MAX			
fclock	Clock frequency	0	125	0	125	MHz
tw	Pulse duration, CLK high or low	4		4		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	3		3		ns
^t h	Hold time, A or B after CLKAB↑ or CLKBA↑	0		0		ns



SCBS072F - JANUARY 1991 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

		TO (OUTPUT)						
PARAMETER	FROM (INPUT)		V _{CC} = 5 V, T _A = 25°C			MIN	МАХ	UNIT
			MIN	TYP	MAX			
fmax			125	200		125		MHz
^t PLH	CLK	B or A	2.2	4	5.1	1.7	5.9	ns
^t PHL		BUIA	1.7	4	5.1	1.7	5.9	115
^t PLH	A or B	B or A	1.5	3	4.8	1	5	ns
^t PHL	AOIB	BUIA	1.5	3.3	4.6	1	5.6	115
^t PLH		B or A	1.5	4	5.5	1.5	6.8	ns
^t PHL	SAB or SBA [†]	BUIA	1.5	3.6	4.9	1.5	6.2	115
^t PZH		А	2	3.6	5.4	2	6.8	ns
^t PZL	OEBA	~	3	5.7	7.7	3	9.2	115
^t PHZ		А	1.5	3.2	5.8	1	7.5	-
^t PLZ	OEBA	A	1.5	3	4.3	1	4.6	ns
^t PZH	OFAR	В	2	4.3	6.1	2	7.8	
tPZL	OEAB		3	5.5	7.4	3	8.9	ns
^t PHZ	OEAB	В	1.5	3.3	6	1	8	
^t PLZ			1.5	3.4	5	1.5	6.8	ns

[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.

switching characteristics over recommended ranges of supply voltage and operating free-air	
temperature, C _L = 50 pF (unless otherwise noted) (see Figure 2)	

				SN7	4ABT65	52A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V (V _{CC} = 5 V, T _A = 25°C			МАХ	UNIT
			MIN	TYP	MAX			
f _{max}			125	200		125		MHz
^t PLH	CLK	B or A	2.2	4	5.1	2.2	5.6	ns
^t PHL	CLK	BUIA	1.7	4	5.1	1.7	5.6	115
^t PLH	A or B	B or A	1.5	3	4.3	1.5	4.8	ns
^t PHL	AUIB	BUIA	1.5	3.3	4.6	1.5	5.4	115
^t PLH	040 004 [±]	B or A	1.5	4	5.1	1.5	6.5	
^t PHL	SAB or SBA [†]	BOTA	1.5	3.6	4.9	1.5	5.9	ns
^t PZH		А	2	3.6	4.6	2	5.8	ns
^t PZL	OEBA		3	5.7	6.8	3	8.5	115
^t PHZ	0554	۵	1.5	3.2	4.5	1.5	5	
^t PLZ	OEBA	A	1.5	3	3.8	1.5	4.1	ns
^t PZH	OFAR	D	2	4.3	6.1	2	6.5	
^t PZL	OEAB	В	3	5.5	6.5	3	7.4	ns
^t PHZ	OEAB	В	1.5	3.3	4.5	1.5	5.5	20
^t PLZ	UEAD		1.5	3.4	4.4	1.5	5.1	ns

[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.



SCBS072F - JANUARY 1991 - REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated