SN64BCT374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCBS066A - JUNE 1990 - REVISED NOVEMBER 1993

 State-of-the-Art BiCMOS Design Significantly Reduces I_{CCZ} 	DW OR N PACKAGE (TOP VIEW)			
 ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) 	OE [1 1Q [2 1D [3	20 V _{CC} 19 8Q 18 8D		
 High-Impedance State During Power Up and Power Down 	2D 4 2Q 15	17 7D 16 7Q		
 3-State True Outputs Drive Bus Lines or Buffer-Memory Address Registers 	3Q [6 3D [7	15 6Q 14 6D		
Full Parallel Access for Loading	4D 🛮 8	13 D		
 Package Options Include Plastic Small-Outline (DW) Packages and Standard 	4Q [9 GND [10	12 5Q 11 CLK		

description

Plastic 300-mil DIPs (N)

This 8-bit flip-flop features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the SN64BCT374 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs are in a high-impedance state during power up and power down when the supply voltage is less than approximately 3 V.

The SN64BCT374 is characterized for operation from -40°C to 85°C and 0°C to 70°C.

FUNCTION TABLE (each flip-flop)


	INPUTS	OUTPUT				
OE	CLK	D	Q			
L	1	Н	Н			
L	\uparrow	L	L			
L	L	Χ	Q_0			
Н	X	Χ	Z			

SCBS066A - JUNE 1990 - REVISED NOVEMBER 1993

logic symbol†

ΕN 11 **CLK** > C1 3 2 1D 1Q 5 4 2D 2Q 6 7 3D 3Q 9 4D 4Q 12 13 5Q 5D 14 15 6D 6Q 16 17 7D 7Q 18 19 8D 8Q

logic diagram (positive logic)



and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	-0.5 V to 7 V
Input voltage range, V _I (see Note 1)	$-0.5\;V$ to 7 V
Voltage range applied to any output in the disabled or power-off state, VO	. $-0.5\ V$ to 5.5 V
Voltage range applied to any output in the high state, VO	. -0.5 V to V_{CC}
Input clamp current, I _{IK} (V _I < 0)	–30 mA
Current into any output in the low state, IO	128 mA
Operating free-air temperature range	. -40°C to 85°C
Storage temperature range	-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
IK	Input clamp current			-18	mA
lOH	High-level output current			-15	mA
l _{OL}	Low-level output current			64	mA
Δt /ΔV _{CC}	Power-up ramp rate	2			μs/V
TA	Operating free-air temperature	-40		85	°C

NOTE 2: Unused or floating inputs must be held high or low.



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TES	MIN	TYP [†]	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	I _I = -18 mA			-1.2	V
Vall	V00 - 45 V	$I_{OH} = -3 \text{ mA}$	2.4	3.3		V
VOH	V _{CC} = 4.5 V	$I_{OH} = -15 \text{ mA}$	2	3.1		٧
V _{OL}	$V_{CC} = 4.5 \text{ V},$	I_{OL} = 64 mA		0.42	0.55	V
lį	$V_{CC} = 5.5 \text{ V},$	V _I = 5.5 V			0.4	mA
lіН	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20	μΑ
I _{IL}	$V_{CC} = 5.5 \text{ V},$	V _I = 0.5 V			-0.6	mA
los [‡]	$V_{CC} = 5.5 \text{ V},$	VO = 0	-100		-225	mA
107	$V_{CC} = 0$ to 2.3 V (power up)	$V_O = 2.7 \text{ V or } 0.5 \text{ V}, \qquad \overline{OE} = 0.8 \text{ V}$			±50	μΑ
loz	V _{CC} = 1.8 V to 0 (power down)	VO = 2.7 V OI 0.3 V, OE ≡ 0.8 V			±50	μΑ
lozh	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 \text{ V}$			50	μΑ
lozL	$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.5 V$			-50	μΑ
ICCL	$V_{CC} = 5.5 \text{ V},$	Outputs open		37	60	mA
ІССН	$V_{CC} = 5.5 \text{ V},$	Outputs open		2	5	mA
Iccz	$V_{CC} = 5.5 \text{ V},$	Outputs open		5	8	mA
C _i	V _{CC} = 5 V,	V _I = 2.5 V or 0.5 V		6		pF
Co	$V_{CC} = 5 V$,	$V_0 = 2.5 \text{ V or } 0.5 \text{ V}$		10		pF

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended range of supply voltage (unless otherwise noted)

		V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V				
				T _A = -40°C to 85°C		T _A = 0°C to 70°C		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		70		70		70	MHz
t _W	Pulse duration, CLK high	7		7		7		ns
t _{su}	Setup time, data before CLK↑	6.5		6.5		6.5		ns
th	Hold time, data after CLK↑	0		0		0		ns

switching characteristics over recommended range of supply voltage, C_L = 50 pF (unless otherwise noted) (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT) –	V(CC = 5 V 4 = 25°C	', ;	T _A = -		T _A = 1		UNIT
	(INFO1)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			70			70		70		MHz
t _{PLH}	CLK	Q	2	7.2	9.1	2	11.6	2	10.6	ns
tPHL		ď	2	7.1	8.8	2	10.6	2	10	115
^t PZH	ŌĒ	Q	1	8.3	10.1	1	12.7	1	12.3	nc
t _{PZL}		3	1	8.6	10.6	1	13	1	12.7	ns
t _{PHZ}	ŌĒ	Q	1	4.7	6.3	1	7.1	1	6.8	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated