


# SN74BCT651

## OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCBS054A – AUGUST 1990 – REVISED NOVEMBER 1993

- State-of-the-Art BiCMOS Design Significantly Reduces  $I_{CCZ}$
- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Inverting Data Paths
- Power-Up High-Impedance Mode
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic 300-mil DIPs (NT)

DW OR NT PACKAGE  
(TOP VIEW)



### description

This SN74BCT651 consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Output-enable (OEAB and  $\overline{OEBA}$ ) inputs are provided to control the transceiver functions. The select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74BCT651.

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and  $\overline{OEBA}$ . In this configuration, each output reinforces its input. Thus, when all the other data sources to the two sets of bus lines are at high impedance, each set will remain at its last state.

The SN74BCT651 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

INPUTS						DATA I/O		OPERATION OR FUNCTION
OEAB	$\overline{OEBA}$	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
L	H	H or L	H or L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	H or L	X	X	Input	Unspecified <sup>†</sup>	Store A, hold B
H	H	↑	↑	X <sup>‡</sup>	X	Input	Output	Store A in both registers
L	X	H or L	↑	X	X	Unspecified <sup>†</sup>	Input	Hold A, store B
L	L	↑	↑	X	X <sup>‡</sup>	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time $\overline{B}$ data to A bus
L	L	X	H or L	X	H	Output	Input	Stored $\overline{B}$ data to A bus
H	H	X	X	L	X	Input	Output	Real-time $\overline{A}$ data to B bus
H	H	H or L	X	H	X	Input	Output	Stored $\overline{A}$ data to B bus
H	L	H or L	H or L	H	H	Output	Output	Stored $\overline{A}$ data to B bus and stored B data to A bus

<sup>†</sup> The data output functions may be enabled or disabled by various signals at the OEAB or  $\overline{OEBA}$  inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

<sup>‡</sup> When select control is low, clocks can occur simultaneously so long as allowances are made for propagation delays from A to B (B to A) plus setup and hold times. When select control is high, clocks must be staggered in order to load both registers.

# SN74BCT651

## OCTAL BUS TRANSCEIVER AND REGISTER

### WITH 3-STATE OUTPUTS

SCBS054A – AUGUST 1990 – REVISED NOVEMBER 1993





Figure 1. Bus-Management Functions

# SN74BCT651 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCBS054A – AUGUST 1990 – REVISED NOVEMBER 1993

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


# SN74BCT651

## OCTAL BUS TRANSCEIVER AND REGISTER

### WITH 3-STATE OUTPUTS

SCBS054A – AUGUST 1990 – REVISED NOVEMBER 1993

#### logic diagram



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$	– 0.5 V to 7 V
Input voltage range: Control inputs (see Note 1)	– 0.5 V to 7 V
I/O ports (see Note 1)	– 0.5 V to 5.5 V
Voltage range applied to any output in the disabled or power-off state, $V_O$	– 0.5 V to 5.5 V
Voltage range applied to any output in the high state, $V_O$	– 0.5 V to $V_{CC}$
Current into any output in the low state	128 mA
Operating free-air temperature range	0°C to 70°C
Storage temperature range	– 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# SN74BCT651

## OCTAL BUS TRANSCEIVER AND REGISTER

### WITH 3-STATE OUTPUTS

SCBS054A – AUGUST 1990 – REVISED NOVEMBER 1993

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	2			V
$V_{IL}$	Low-level input voltage			0.8	V
$I_{IK}$	Input clamp current			-18	mA
$I_{OH}$	High-level output current			-15	mA
$I_{OL}$	Low-level output current			64	mA
$T_A$	Operating free-air temperature	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
$V_{IK}$		$V_{CC} = 4.5\text{ V}$ ,	$I_I = -18\text{ mA}$			-1.2	V
$V_{OH}$		$V_{CC} = 4.5\text{ V}$	$I_{OH} = -3\text{ mA}$	2.4	3.3		V
			$I_{OH} = -15\text{ mA}$	2	3.1		
		$V_{CC} = 4.75\text{ V}$ ,	$I_{OH} = -3\text{ mA}$	2.7			
$V_{OL}$		$V_{CC} = 4.5\text{ V}$ ,	$I_{OL} = 64\text{ mA}$	0.42	0.55		V
$I_I$	A or B port	$V_{CC} = 5.5\text{ V}$ ,	$V_I = 5.5\text{ V}$			1	mA
	Control inputs					1	
$I_{IH}^\ddagger$	A or B port	$V_{CC} = 5.5\text{ V}$ ,	$V_I = 2.5\text{ V}$			70	$\mu\text{A}$
	Control inputs					20	
$I_{IL}^\ddagger$	A or B port	$V_{CC} = 5.5\text{ V}$ ,	$V_I = 0.5\text{ V}$			-0.7	mA
	Control inputs					-0.7	
$I_{OS}^\S$		$V_{CC} = 5.5\text{ V}$ ,	$V_O = 0$	-100		-225	mA
$I_{CCL}$	A or B port	$V_{CC} = 5.5\text{ V}$ ,	$V_I = \text{GND}$		39	62	mA
$I_{CCH}$	A or B port	$V_{CC} = 5.5\text{ V}$ ,	$V_I = 4.5\text{ V}$		8	13	mA
$I_{CCZ}$	A or B port	$V_{CC} = 5.5\text{ V}$ ,	$V_I = \text{GND}$		10	16	mA
$C_i$	Control inputs	$V_{CC} = 5\text{ V}$ ,	$V_I = 2.5\text{ V or } 0.5\text{ V}$		5.5		pF
$C_{io}$	A or B port	$V_{CC} = 5\text{ V}$ ,	$V_O = 2.5\text{ V or } 0.5\text{ V}$		11		pF

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For I/O ports, the parameters  $I_{IH}$  and  $I_{IL}$  include the off-state output current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		$V_{CC} = 5\text{ V}$ , $T_A = 25^\circ\text{C}$		MIN	MAX	UNIT
		MIN	MAX			
$f_{\text{clock}}$	Clock frequency	0	85	0	85	MHz
$t_w$	Pulse duration	CLK high		4.8	4.8	ns
		CLK low		7	7	
$t_{su}$	Setup time, A or B before CLK↑	6		6		ns
$t_h$	Hold time, A or B after CLK↑	1		1		ns



# SN74BCT651

## OCTAL BUS TRANSCEIVER AND REGISTER

### WITH 3-STATE OUTPUTS

SCBS054A – AUGUST 1990 – REVISED NOVEMBER 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
$f_{\max}$			85			85		MHz
$t_{PLH}$	CLKBA or CLKAB	A or B	3.2	7	10	3.2	11.7	ns
$t_{PHL}$			3.9	7.3	10.2	3.9	11.8	
$t_{PLH}$	A or B	B or A	3.2	7.3	10.4	3.2	12.6	ns
$t_{PHL}$			2.7	5.9	8.5	2.7	9.8	
$t_{PLH}$	SAB or SBA <sup>†</sup> (with A or B high)	A or B	2.8	6	8.6	2.8	9.8	ns
$t_{PHL}$			4.8	9.4	12.8	4.8	15.5	
$t_{PLH}$	SBA or SAB <sup>†</sup> (with A or B low)	A or B	3.9	8.6	12.1	3.9	14.6	ns
$t_{PHL}$			4.4	8.1	11.1	4.4	12.8	
$t_{PZH}$	$\overline{OEBA}$ or OEAB	A or B	3.3	7.1	9.8	3.3	12	ns
$t_{PZL}$			3.8	7.8	10.8	3.8	13.1	
$t_{PHZ}$	$\overline{OEBA}$ or OEAB	A or B	3.6	6.6	9	3.6	10.2	ns
$t_{PLZ}$			2.8	5.8	8.4	2.8	9.6	
$t_{PZH}$	DIR	A or B	2.2	5.1	7.3	2.2	8.3	ns
$t_{PZL}$			2.8	5.9	8.5	2.8	9.7	
$t_{PHZ}$	DIR	A or B	4.2	8	12.8	4.2	15	ns
$t_{PLZ}$			3.8	7.4	10.2	3.8	12.3	

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.