SN54BCT648 ... JT OR W PACKAGE

SCBS050B - MAY 1990 - REVISED APRIL 1994

- State-of-the-Art BiCMOS Design Significantly Reduces I<sub>CCZ</sub>
- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Inverting Data Paths
- Power-Up High-Impedance Mode
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic and Ceramic 300-mil DIPS (JT, NT)

## description

These devices consist of bus transceiver circuits with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental busmanagement functions that can be performed with the 'BCT648.

Output-enable  $(\overline{OE})$  and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select control (SAB and SBA) can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when  $\overline{OE}$ is active (low). In the isolation mode (OE high), A data may be stored in one register and/or B data may be stored in the other register.

	DW OR (TOP VIEW	NT PACKAGE
A2 [ A3 [ A4 [ A5 [ A6 [ A7 [	3 22 4 21 5 20 6 19 7 18 8 17 9 16	CLKBA CLKBA SBA OE B1 B2 B3 B4 B5 B6 B7 B7
SN54BC1	FK (TOP VIEW	( PACKAGE /)
$ \begin{array}{c}  & \underline{W} \\  & \underline{W} $		A A A A A A A A A A A A A A A A A A A

NC - No internal connection

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The SN54BCT648 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT648 is characterized for operation from 0°C to 70°C.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCBS050B - MAY 1990 - REVISED APRIL 1994




Figure 1. Bus-Management Functions

Pin numbers shown are for the DW, JT, NT, and W packages.




SCBS050B - MAY 1990 - REVISED APRIL 1994

	FUNCTION TABLE											
	INPUTS											
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	OPERATION OR FUNCTION				
Х	Х	$\uparrow$	Х	Х	Х	Input	Unspecified <sup>†</sup>	Store A, B unspecified <sup>†</sup>				
Х	Х	Х	$\uparrow$	Х	Х	Unspecified <sup>†</sup>	Input	Store B, A unspecified <sup>†</sup>				
Н	Х	Ŷ	$\uparrow$	Х	Х	Input	Input	Store A and B data				
Н	Х	H or L	H or L	Х	Х	Input	Input	Isolation, hold storage				
L	L	Х	Х	Х	L	Output	Input	Real-time $\overline{B}$ data to A Bus				
L	L	Х	H or L	Х	н	Output	Input	Stored $\overline{B}$ data to A Bus				
L	Н	Х	Х	L	Х	Input	Output	Real-time $\overline{A}$ data to B Bus				
L	Н	H or L	Х	Н	Х	Input	Output	Stored $\overline{A}$ data to B Bus				

<sup>†</sup> The data output functions may be enabled or disabled by various signals at the  $\overline{OE}$  and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.

## logic symbol<sup>‡</sup>




<sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, NT, and W packages.



SCBS050B - MAY 1990 - REVISED APRIL 1994

## logic diagram (positive logic)



To Seven Other Channels

Pin numbers shown are for the DW, JT, NT, and W packages.



SCBS050B - MAY 1990 - REVISED APRIL 1994

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range (I/O ports) (see No Input voltage range (excluding I/O port Voltage range applied to any output in Voltage range applied to any output in Current into any output in the low state	te 1)	$\begin{array}{c} - \ 0.5 \ V \ to \ 5.5 \ V \\ - \ 0.5 \ V \ to \ 7 \ V \\ - \ 0.5 \ V \ to \ 5.5 \ V \\ - \ 0.5 \ V \ to \ 5.5 \ V \\ - \ 0.5 \ V \ to \ 5.5 \ V \\ - \ 0.5 \ V \ to \ 5.5 \ V \\ - \ 0.5 \ V \ to \ V_{CC} \\ - \ 96 \ mA \end{array}$
Operating free-air temperature range: Storage temperature range	SN54BCT648 SN74BCT648	0°C to 70°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### recommended operating conditions

		SN54BCT648			SN	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
$V_{IL}$	Low-level input voltage			0.8			0.8	V
Iк	Input clamp current			-18			-18	mA
ЮН	High-level output current			-12			-15	mA
IOL	Low-level output current			48			64	mA
TA	Operating free-air temperature	-55		125	0		70	°C



SCBS050B - MAY 1990 - REVISED APRIL 1994

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEO	TCONDITIONS	SN	SN54BCT648		SN74BCT648				
		TEST CONDITIONS			TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK	K V <sub>CC</sub> = 4.5 V,		lı = –18 mA			-1.2			-1.2	V	
VOH			I <sub>OH</sub> = -3 mA	2.4	3.3		2.4	3.3			
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -12 mA	2	3.2					V	
			I <sub>OH</sub> = -15 mA				2	3.1			
Vai			I <sub>OL</sub> = 48 mA		0.38	0.55				V	
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA					0.42	0.55		
1.	A or B port					1			1	mA	
lj –	Control inputs	V <sub>CC</sub> = 5.5 V,	VI =55.9 v			1			1		
. +	A or B port					70			70	۸	
ι <sub>Η</sub> ‡	Control inputs	V <sub>CC</sub> = 5.5 V,	V <sub>1</sub> =2??' v			20			20	μA	
. +	A or B port		\/. QE\/.v			-0.7			-0.7	mA	
IIL‡	Control inputs	V <sub>CC</sub> = 5.5 V,	VI =0:5 v		-0.7				-0.7	mA	
los§		V <sub>CC</sub> = 5.5 V,	VO = 0	-100		-225	-100		-225	mA	
ICCL	A or B port	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = GND		42	66		42	66	mA	
ІССН	A or B port	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 4.5 V		8	13		8	13	mA	
ICCZ	A or B port	V <sub>CC</sub> = 5.5 V,	VI = GND		10	16		10	16	mA	
Ci	Control inputs	V <sub>CC</sub> = 5 V,	VI = 2.5 V or 0.5 V		6			6		pF	
Cio	A or B port	V <sub>CC</sub> = 5 V,	V <sub>O</sub> = 2.5 V or 0.5 V		12			12		pF	

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C. <sup>‡</sup> For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V <sub>CC</sub> =	= 5 V, 25°C	SN54B	CT648	SN74B	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	67	0	67	0	67	MHz
	Dulas duration	CLK high	7.5		4.3		7.5		
t <sub>w</sub>	Pulse duration	CLK low	7.5		7.5		7.5		ns
t <sub>su</sub>	Setup time, A or B before CLK <sup>↑</sup>		6		6		6		ns
th	Hold time, A or B after $CLK\uparrow$		1		1		1		ns



SCBS050B - MAY 1990 - REVISED APRIL 1994

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Note 2)

PARAMETER	FROM	TO		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54BCT648		SN74BCT648		UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			67	110		67		67		MHz
<sup>t</sup> PLH	CLKBA or CLKAB	A or B	3.7	7.4	10.3	3.7	13.4	3.7	12.1	ns
<sup>t</sup> PHL	CERBA OF CERAB	AUB	4.3	7.8	10.6	4.3	13.2	4.3	12.5	115
<sup>t</sup> PLH	A or B	B or A	3.8	7.4	9.9	3.8	12.8	3.8	12.2	ns
<sup>t</sup> PHL	AUB	BUIA	3.3	6.5	8.9	3.3	11.2	3.3	10.1	115
<sup>t</sup> PLH	SAB or SBA <sup>†</sup>	A or B	3.3	6.2	8.4	3.3	10.7	3.3	9.7	ns
<sup>t</sup> PHL	(with A or B high)	high) A OF B	5.3	9.6	12.6	5.3	16.5	5.3	15.5	115
<sup>t</sup> PLH	SBA or SAB <sup>†</sup>	A or B	4.6	8.8	11.7	4.6	16.5	4.6	14.3	ns
<sup>t</sup> PHL	(with A or B low)	AUB	4.9	8.4	11.1	4.9	13.8	4.9	13	115
<sup>t</sup> PZH	OE	A or B	4.5	8.4	11	4.5	14.4	4.5	13.5	ns
<sup>t</sup> PZL	UE	AUB	4.9	9.2	12.2	4.9	16	4.9	15	115
<sup>t</sup> PHZ	OE	A or B	4	7.3	9.7	4	12	4	11.2	ns
<sup>t</sup> PLZ	UE	AUB	3.5	6.6	9.3	3.5	11.6	3.5	10.5	115
<sup>t</sup> PZH	DIR	A or P	3.1	7.4	11	3.1	14.1	3.1	13.4	
<sup>t</sup> PZL		A or B	3.8	8.3	12.2	3.8	15.5	3.8	14.7	ns
<sup>t</sup> PHZ	DIR	A or B	4.3	8.3	11.6	3.5	14.3	4.3	13.9	
<sup>t</sup> PLZ		A OF B	2.7	6.7	9.9	2.7	12.8	2.7	11.9	ns

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated