SN74BCT25642 25-Ω OCTAL BUS TRANSCEIVER

SCBS047C - DECEMBER 1989 - REVISED NOVEMBER 1993

 State-of-the-Art BiCMOS Design Significantly Reduces I_{CCZ} 	DW OR NT PACKAGE (TOP VIEW)
 ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) 	A1 [1 24] DIR GND [2 23] B1 A2 [3 22] B2
• Designed to Facilitate Incident-Wave Switching for Line Impedances of 25 Ω or Greater	A3 4 21 V _{CC} GND 5 20 B3 A4 6 19 B4 A5 7 18 B5
 Distributed V_{CC} and GND Pins Minimize Noise Generated by the Simultaneous Switching of Outputs 	GND [8 17] B6 A6 [9 16] VCC A7 [10 15] B7
 The A Port Features Open-Collector Outputs That Provide 188-mA I_{OL} to Allow for Heavy DC Loading on Open-Collector Outputs 	GND 11 14 B8 A8 12 13 OE

- Eliminates Need for 3-State Overlap Protection on A Ports
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic 300-mil DIPs (NT)

description

This 25- Ω octal bus transceiver is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

The SN74BCT25642 is capable of sinking 188-mA I_{OL} (A port), which facilitates switching 25- Ω transmission lines on the incident wave. It is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented transceivers. The distributed V_{CC} and GND pins minimize the noise generated by the simultaneous switching of the outputs.

The SN74BCT25642 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE							
INPUTS							
OE	DIR	OPERATION					
L	L	B data to A bus					
L	Н	A data to B bus					
Н	Х	Isolation					




$\begin{array}{l} \text{SN74BCT25642} \\ \text{25-}\Omega \text{ OCTAL BUS TRANSCEIVER} \end{array}$

SCBS047C - DECEMBER 1989 - REVISED NOVEMBER 1993

logic symbol[†]



logic diagram (positive logic)



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



SN74BCT25642 **25-** Ω OCTAL BUS TRANSCEIVER

SCBS047C - DECEMBER 1989 - REVISED NOVEMBER 1993

recommended operating conditions (see Note 2)

				NOM	MAX	UNIT
VCC	CC Supply voltage			5	5.5	V
VIH	/IH High-level input voltage					V
VIL	Low-level input voltage				0.8	V
∨он	High-level output voltage	A port			5.5	V
Iк	Input clamp current				-18	mA
ЮН	High-level output current	B port			- 3	mA
IOL	Low-level output current	A port			188	mA
		B port			24	IIIA
Т _А	Operating free-air temperature				70	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	Т	EST CONDITIONS	MIN	TYP†	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lj = -18 mA			-1.2	V
	A D	V _{CC} = 4.75 V,	I _{OH} = – 1 mA	2.7			V
VOH	Any B	V _{CC} = 4.5 V,	$I_{OH} = -3 \text{ mA}$	2.4	3.3		
	A.m. (A		I _{OL} = 94 mA		0.42	0.55	
VOL	Any A	V _{CC} = 4.5 V	I _{OL} = 188 mA			0.7	V
	Any B	V _{CC} = 4.5 V,	I _{OL} = 24 mA		0.35	0.5	
IOH	Any A	V _{CC} = 4.5 V,	V _{OH} = 5.5 V			0.1	mA
l.	A and B	V _{CC} = 5.5 V,				0.25	
1	DIR and OE	$v_{\rm CC} = 5.5 v,$	VI =יש:א א			0.1	mA
. +	A and B	V _{CC} = 5.5 V,	\/. QZ\/			70	μΑ
Iн‡	DIR and OE	VCC = 5.5 V,	V _I =2?.Y' v			20	
. +	A and B	V _{CC} = 5.5 V,	VI =0.57 v			-0.6	mA
IIL‡	DIR and OE	VCC = 5.5 V,	V = 0.3 V			-0.6	
los§	Any B	$V_{CC} = 5.5 V,$	$V_{O} = 0$	-60		-150	mA
laai	A to B				40	64	~^^
ICCL	CL B to A $V_{CC} = 5.5 V$				78	125	mA
1	A to B				25	40	
Іссн	CH B to A $V_{CC} = 5.5 V$				34	55	mA
ICCZ	A to B	V _{CC} = 5.5 V			7.6	13	mA
Ci	Control inputs	V _{CC} = 5 V,	$V_{O} = 2.5 V \text{ or } 0.5 V$		8		pF
<u> </u>	A port				15		~F
Cio	B port	V _{CC} = 5 V,	$V_{I} = 2.5 V \text{ or } 0.5 V$		8		pF

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed 10 ms.



$\begin{array}{l} \text{SN74BCT25642} \\ \text{25-}\Omega \text{ OCTAL BUS TRANSCEIVER} \end{array}$

SCBS047C - DECEMBER 1989 - REVISED NOVEMBER 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			R1 = 500 Ω [†] , R2 = 500 Ω		UNIT
		(001201)	MIN	TYP	MAX	MIN	MAX	
^t PLH	A	В	0.8	3.2	6	0.8	6.2	ns
^t PHL	A	в	0.5	2	3.9	0.5	4	115
^t PLH	В	А	1.5	3.2	5.7	1.5	6.3	ns
^t PHL		A	1.7	4.5	4.8	1.7	5.9	115
^t PLH	OE	А	2.8	5.5	10.4	2.8	11.6	ns
^t PHL	OE	A	4.6	8.6	11.3	4.6	11.3	115
^t PZH	ŌĒ	В	3.3	5.7	8.1	3.3	9.1	ns
^t PZL			3.8	6.6	8.8	3.8	9.8	
^t PHZ	ŌE	В	1.8	4.6	7	1.8	7.3	
^t PLZ		D	1.4	4.3	6.7	1.4	7.3	ns

[†] For A port, R1 = 100 Ω.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated