SN54BCT646 ... JT OR W PACKAGE SN74BCT646 ... DW OR NT PACKAGE

(TOD VIEW)

SCBS037C – AUGUST 1989 – REVISED NOVEMBER 1993

- State-of-the-Art BiCMOS Design Significantly Reduces I_{CCZ}
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Bus Transceivers/Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Power-Up High-Impedance Mode
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Plastic and Ceramic 300-mil DIPs (JT, NT)

description

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'BCT646.

Output-enable (\overline{OE}) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode)

| | (10) | - vi e vv) | |
|-------|-------------|-------------------|-------------------|
| CLKAB | г | U _24 |] ∨ _{cc} |
| SAB | | 23 | |
| DIR | [3 | 22 |] SBA |
| A1 | 4 | 21 |] OE |
| A2 | | 20 |] B1 |
| A3 | 6 | 19 |] B2 |
| A4 | [7 | 18 |] B3 |
| A5 | 8]] | 17 |] B4 |
| A6 | 9 | 16 | B5 |
| A7 | 10 | 15 | B6 |
| A8 | [11 | 14 |] B7 |
| GND | 12 | 13 | B8 |

SN54BCT646 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

data. The direction control (DIR) determines which bus will receive data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The SN54BCT646 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74BCT646 is characterized for operation from 0° C to 70° C.



SCBS037C - AUGUST 1989 - REVISED NOVEMBER 1993



Figure 1. Bus-Management Functions

Pin numbers shown are for the DW, JT, NT, and W packages.



SCBS037C - AUGUST 1989 - REVISED NOVEMBER 1993

| | FUNCTION TABLE | | | | | | | | | | | | |
|----|----------------|--------|------------|-----|-----|--------------------------|--------------------------|-------------------------------------|--|--|--|--|--|
| | | INP | UTS | | | DAT | A I/O | OPERATION OR FUNCTION | | | | | |
| OE | DIR | CLKAB | CLKBA | SAB | SBA | A1 THRU A8 | B1 THRU B8 | OPERATION OR FUNCTION | | | | | |
| Х | Х | Ŷ | Х | Х | Х | Input | Unspecified [†] | Store A, B unspecified [†] | | | | | |
| Х | Х | Х | \uparrow | х | Х | Unspecified [†] | Input | Store B, A unspecified [†] | | | | | |
| Н | Х | Ŷ | \uparrow | Х | Х | Input | Input | Store A and B data | | | | | |
| Н | Х | H or L | H or L | Х | Х | Input disabled | Input disabled | Isolation, hold storage | | | | | |
| L | L | Х | Х | Х | L | Output | Input | Real-time B data to A bus | | | | | |
| L | L | Х | H or L | Х | н | Output | Input | Stored B data to A bus | | | | | |
| L | Н | Х | Х | L | Х | Input | Output | Real-time A data to B bus | | | | | |
| L | Н | H or L | Х | Н | Х | Input | Output | Stored A data to B bus | | | | | |

[†] The data output functions may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.

logic symbol[‡]



[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, NT, and W packages.



SCBS037C - AUGUST 1989 - REVISED NOVEMBER 1993

logic diagram (positive logic)



To Seven Other Channels

Pin numbers shown are for the DW, JT, NT, and W packages.



SCBS037C - AUGUST 1989 - REVISED NOVEMBER 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| Supply voltage range, V _{CC} | | – 0.5 V to 7 V |
|---|------------------|--|
| Input voltage range: Control inputs (see | | |
| I/O ports (see Note | 1) | – 0.5 V to 5.5 V |
| Voltage range applied to any output in th | | |
| Voltage range applied to any output in th | e high state, VO | $\dots \dots $ |
| Current into any output in the low state: S | SN54BCT646 | 96 mA |
| | | 128 mA |
| Operating free-air temperature range: | | |
| 5 | SN74BCT646 | 0°C to 70°C |
| Storage temperature range | | – 65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

| | | SN54BCT646 | | | SN | UNIT | | |
|----------------|--------------------------------|------------|-----|-----|-----|------|-----|------|
| | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| VCC | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| VIH | High-level input voltage | 2 | | | 2 | | | V |
| V_{IL} | Low-level input voltage | | | 0.8 | | | 0.8 | V |
| Iк | Input clamp current | | | -18 | | | -18 | mA |
| ЮН | High-level output current | | | -12 | | | -15 | mA |
| IOL | Low-level output current | | | 48 | | | 64 | mA |
| Τ _Α | Operating free-air temperature | -55 | | 125 | 0 | | 70 | °C |



SCBS037C - AUGUST 1989 - REVISED NOVEMBER 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEO | SN54BCT646 SN74BCT6 | | SN54BCT646 | | 74BCT6 | 16 | | |
|-----------|----------------|--------------------------|---------------------------------|------|------------|------|--------|------|------|------|
| | | TEST CONDITIONS | | | TYP† | MAX | MIN | TYP† | MAX | UNIT |
| VIK | | V _{CC} = 4.5 V, | lj = –18 mA | | | -1.2 | | | -1.2 | V |
| | | | I _{OH} = -3 mA | 2.4 | 3.3 | | 2.4 | 3.3 | | |
| Vон | | V _{CC} = 4.5 V | I _{OH} = -12 mA | 2 | 3.2 | | | | | V |
| | | | I _{OH} = -15 mA | | | | 2 | 3.1 | | |
| | | | I _{OL} = 48 mA | | 0.38 | 0.55 | | | | |
| VOL | | V _{CC} = 4.5 V | I _{OL} = 64 mA | | | | | 0.42 | 0.55 | V |
| lj | A or B port | V _{CC} = 5.5 V, | VI ="ਤ:ਂ V | | | 1 | | | 1 | mA |
| | Control inputs | | | | | 1 | | | 1 | |
| . + | A or B port | | | | | 70 | | | 70 | ۵ |
| ΙΗ‡ | Control inputs | V _{CC} = 5.5 V, | V ₁ = 2??' v | | | 20 | | | 20 | μA |
| . + | A or B port | | \/Q5\/ | | | -0.7 | | | -0.7 | 4 |
| IIL‡ | Control inputs | V _{CC} = 5.5 V, | VI =0:5 v | | | -0.7 | | | -0.7 | mA |
| los§ | | V _{CC} = 5.5 V, | V _O = 0 | -100 | | -225 | -100 | | -225 | mA |
| ICCL | A or B port | V _{CC} = 5.5 V, | V _I = GND | | 42 | 67 | | 42 | 67 | mA |
| Іссн | A or B port | V _{CC} = 5.5 V, | V _I = 4.5 V | | 5.6 | 9 | | 5.6 | 9 | mA |
| ICCZ | A or B port | V _{CC} = 5.5 V, | VI = GND | | 10 | 16 | | 10 | 16 | mA |
| Ci | Control inputs | V _{CC} = 5 V, | VI = 2.5 V or 0.5 V | | 6 | | | 6 | | pF |
| Cio | A or B port | V _{CC} = 5 V, | V _O = 2.5 V or 0.5 V | | 12 | | | 14 | | pF |

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | | V _{CC} = | $\begin{array}{c} V_{CC} = 5 \text{ V}, \\ T_{A} = 25^{\circ}\text{C} \end{array} \text{SN54BCT646} \end{array}$ | | SN7BC | UNIT | | | |
|-----------------|--|-------------------|---|-----|-------|------|-----|-----|--|
| | | MIN | MAX | MIN | MAX | MIN | MAX | | |
| fclock | Clock frequency | 0 | 83 | 0 | 83 | 0 | 83 | MHz | |
| tw | Pulse duration, CLK high or low | 6 | | 6 | | 6 | | ns | |
| t _{su} | Setup time, A or B before CLKAB \uparrow or CLKBA \uparrow | 6 | | 7 | | 6 | | ns | |
| t _h | Hold time, A or B after CLKAB \uparrow or CLKBA \uparrow | 0.5 | | 0.5 | | 0.5 | | ns | |



SCBS037C - AUGUST 1989 - REVISED NOVEMBER 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Note 2)

| PARAMETER | FROM (INPUT) | TO | V _{CC} = 5 V, T _A = 25°C | | SN54B | СТ646 | SN74BCT646 | | UNIT | |
|------------------|---|----------|---|-----|-------|-------|------------|-----|------|-----|
| | | (OUTPUT) | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| fmax | | | 83 | | | 83 | | 83 | | MHz |
| ^t PLH | CLKBA or CLKAB | A or B | 3.6 | 7 | 9.4 | 3.6 | 12.4 | 3.6 | 11.2 | ns |
| ^t PHL | CERBA OF CERAB | AUB | 3.9 | 7 | 9.2 | 3.9 | 11.5 | 3.9 | 10.6 | 115 |
| ^t PLH | A or B | B or A | 3.1 | 6 | 8.1 | 3.1 | 11.1 | 3.1 | 9.5 | ns |
| ^t PHL | | DUA | 3.7 | 6.8 | 8.9 | 3.7 | 12.1 | 3.7 | 10.5 | 115 |
| ^t PLH | SAB or SBA [†] (with A or B high) | A or B | 4.5 | 8.8 | 11.2 | 4.5 | 15.2 | 4.5 | 13.8 | ns |
| ^t PHL | | AUD | 3.3 | 6 | 8.1 | 3.3 | 9.8 | 3.3 | 9.1 | 115 |
| ^t PLH | SAB or SBA† | A or B | 3.9 | 7.7 | 10.2 | 3.9 | 13.3 | 3.9 | 12 | ns |
| ^t PHL | (with A or B low) | AUB | 4.7 | 8.3 | 10.8 | 4.7 | 13.7 | 4.7 | 12.9 | 115 |
| ^t PZH | OE | A or B | 4 | 7.9 | 10.7 | 4 | 14 | 4 | 13.2 | ns |
| ^t PZL | UE | AUB | 4.6 | 8.8 | 11.8 | 4.6 | 15.4 | 4.6 | 14.4 | 115 |
| ^t PHZ | OE | A or B | 4 | 7.2 | 9.4 | 4 | 12 | 4 | 10.9 | ns |
| ^t PLZ | UE | AUB | 3.4 | 7 | 9.3 | 3.4 | 11.6 | 3.4 | 10.5 | 115 |
| ^t PZH | DIR | A or B | 2.8 | 7.8 | 10.7 | 2.8 | 14 | 2.8 | 13.1 | ns |
| ^t PZL | | AUID | 3.8 | 8.9 | 11.9 | 3.8 | 15.6 | 3.8 | 14.6 | 115 |
| ^t PHZ | DIR | A or B | 3.8 | 8.4 | 10.7 | 3.8 | 13.2 | 3.8 | 12.6 | |
| ^t PLZ | | AUID | 3.2 | 7.3 | 9.9 | 3.2 | 12.6 | 3.2 | 11.8 | ns |

[†] These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated