

# SN74BCT29821

## 10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCBS021D – FEBRUARY 1989 – REVISED NOVEMBER 1993

- **State-of-the-Art BiCMOS Design**  
Significantly Reduces  $I_{CCZ}$
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )**
- **3-State Buffer-Type Outputs Drive Bus Lines Directly**
- **Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic 300-mil DIPs (NT)**

### description

This 10-bit bus-interface flip-flop features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.


The ten flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be true to the data (D) inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the ten outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output enable ( $\overline{OE}$ ) does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74BCT29821 is characterized for operation from 0°C to 70°C.

### DW OR NT PACKAGE (TOP VIEW)



**FUNCTION TABLE**  
(each flip-flop)

INPUTS			OUTPUT Q
$\overline{OE}$	CLK	D	
L	↑	H	H
L	↑	L	L
L	H or L	X	$Q_0$
H	X	X	Z

## SCBS021D – FEBRUARY 1989 – REVISED NOVEMBER 1993

Pin diagram of the 74VHC163 4-bit binary counter. The chip has 14 pins. Pin 1 (OE) is active-low. Pin 13 (CLK) is the clock input. Pin 2 (1D) is the data input for the first output. Pin 23 (1Q) is the first output. Pins 3-10 (2D-10D) are data inputs for outputs 2Q-10Q. Pins 11-18 (19-26) are data outputs for 11Q-18Q. Pin 19 (23) is the second output. Pin 20 (4Q) is the fourth output. Pin 21 (3Q) is the third output. Pin 22 (2Q) is the second output. Pin 23 (1Q) is the first output. Pin 24 (10Q) is the tenth output. Pin 25 (9Q) is the ninth output. Pin 26 (8Q) is the eighth output. Pin 27 (7Q) is the seventh output. Pin 28 (6Q) is the sixth output. Pin 29 (5Q) is the fifth output. Pin 30 (4Q) is the fourth output. Pin 31 (3Q) is the third output. Pin 32 (2Q) is the second output. Pin 33 (1Q) is the first output.



**SN74BCT29821**  
**10-BIT BUS-INTERFACE FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCBS021D – FEBRUARY 1989 – REVISED NOVEMBER 1993

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
$V_{IK}$	$V_{CC} = 4.5\text{ V}$ ,	$I_I = -18\text{ mA}$			-1.2	V
$V_{OH}$	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -15\text{ mA}$	2.4	3.3		V
		$I_{OH} = -24\text{ mA}$	2			
$V_{OL}$	$V_{CC} = 4.5\text{ V}$ ,	$I_{OL} = 48\text{ mA}$		0.42	0.55	V
$I_I$	$V_{CC} = 5.5\text{ V}$ ,	$V_I = 7\text{ V}$			0.1	mA
$I_{IH}$	$V_{CC} = 5.5\text{ V}$ ,	$V_I = 2.7\text{ V}$	-10		-75	$\mu\text{A}$
$I_{IL}$	$V_{CC} = 5.5\text{ V}$ ,	$V_I = 0.5\text{ V}$			-0.2	mA
$I_{OS}^\ddagger$	$V_{CC} = 5.5\text{ V}$ ,	$V_O = 0$	-75		-250	mA
$I_{OZH}$	$V_{CC} = 5.5\text{ V}$ ,	$V_O = 2.7\text{ V}$			20	$\mu\text{A}$
$I_{OZL}$	$V_{CC} = 5.5\text{ V}$ ,	$V_O = 0.5\text{ V}$			-20	$\mu\text{A}$
$I_{CCL}$	$V_{CC} = 5.5\text{ V}$ ,	Outputs open		25	35	mA
$I_{CCH}$	$V_{CC} = 5.5\text{ V}$ ,	Outputs open		6	10	mA
$I_{CCZ}$	$V_{CC} = 5.5\text{ V}$ ,	Outputs open		2	6	mA
$C_i$	$V_{CC} = 5\text{ V}$ ,	$V_I = 2.5\text{ V}$ or $0.5\text{ V}$		5.5		pF
$C_o$	$V_{CC} = 5\text{ V}$ ,	$V_O = 2.5\text{ V}$ or $0.5\text{ V}$		7		pF

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

		$V_{CC} = 5\text{ V}$ , $T_A = 25^\circ\text{C}$		MIN	MAX	UNIT
		MIN	MAX			
$f_{\text{clock}}$	Clock frequency	0	125	0	125	MHz
$t_w$	Pulse duration, CLK high or low	7		7		ns
$t_{su}$	Setup time, data before CLK↑	7		7		ns
$t_h$	Hold time, data after CLK↑	1		1		ns

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50\text{ pF}$  (unless otherwise noted) (see Note 2)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5\text{ V}$ , $T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
$f_{\text{max}}$			125			125		MHz
$t_{PLH}$	CLK	Q	1.5	7.5	10	1.5	12	ns
$t_{PHL}$			1.5	6.5	9	1.5	10	
$t_{PZH}$	$\overline{\text{OE}}$	Q	2	7.5	10	2	12	ns
$t_{PZL}$			2	9	12	2	13	
$t_{PHZ}$	$\overline{\text{OE}}$	Q	2	5	7	2	8	ns
$t_{PLZ}$			2	5	7	2	8	

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.