SCBS019B - SEPTEMBER 1988 - REVISED APRIL 1994

 State-of-the-Art BiCMOS Design Significantly Reduces I_{CC} Full Descloy for Londing 	SN54BCT374 J OR W PACKAGE SN74BCT374 DB OR DW OR N PACKAGE (TOP VIEW)
 Full Parallel Access for Loading 	
 Buffered Control Inputs 	
• 3-State True Outputs Drive Bus Lines	1Q 🛛 2 19 🗍 8Q
or Buffer Memory Address Registers	1D 🚺 3 18 🛛 8D
• ESD Protection Exceeds 2000 V	2D 🚺 4 17 🗍 7D
Per MIL-Std-883C, Method 3015	2Q 🚺 5 16 🗍 7Q
Package Options Include Plastic	3Q 🚺 6 🛛 15 🗍 6Q
Small-Outline (DW) and Shrink	3D 🚺 7 14 🗍 6D
Small-Outline (DW) and Smith Small Small Small Smith Stream Small Stream Stre	4D 🛛 8 13 🗍 5D
	4Q 🛛 9 12 🕽 5Q
Carriers (FK) and Flatpacks (W), and Standard Plastic and Ceramic 300-mil DIPs	GND [] 10 11 [] CLK

Standard Plastic and Ceramic 300-mil DIPs (J, N)

description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the 'BCT374 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

				(ТС	OP	VIE	N)			
			5	á		< CC CC	ő			
	\langle	L						1]	
2D 2Q		4	3	2	I	20	19	18	8D	
2Q		5						17 [7D	
3Q		6						16	7Q	
3D		7						15	6Q	
4D		8	~	40		40	40	14	6D	
			9	10	-11	12	13			

SN54BCT374 ... FK PACKAGE

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. The output-enable (\overline{OE}) input does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54BCT374 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74BCT374 is characterized for operation from 0° C to 70° C.


(each flip-flop)									
	INPUTS	OUTPUT							
OE	CLK	D	Q						
L	\uparrow	Н	Н						
L	\uparrow	L	L						
L	H or L	Х	Q ₀						
н	Х	Х	Z						

FUNCTION TABLE


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SCBS019B - SEPTEMBER 1988 - REVISED APRIL 1994

logic symbol[†]



logic diagram (positive logic)



To Seven Other Channels

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}		– 0.5 V to 7 V
Input voltage range, V _I (see Note 1)		
Voltage range applied to any output in	the disabled or power-off state, $ar{v}$	$V_{\rm O}$
Voltage range applied to any output in	the high state, V _O	-0.5 V to V _{CC}
Input clamp current		
Current into any output in the low state	: SN54BCT374	
		128 mA
Operating free-air temperature range:	SN54BCT374	– 55°C to 125°C
	SN74BCT374	0°C to 70°C
Storage temperature range		– 65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		SN54BCT374			SN	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
IIK	Input clamp current			-18			-18	mA
ЮН	High-level output current			-12			-15	mA
IOL	Low-level output current			48			64	mA
TA	Operating free-air temperature	-55		125	0		70	°C



SCBS019B - SEPTEMBER 1988 - REVISED APRIL 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	те	TEST CONDITIONS			74	SN	74		
PARAMETER	IE IE	MIN	түр†	MAX	MIN	түр†	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	lj = -18 mA			-1.2			-1.2	V
		$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		
VOH	$V_{CC} = 4.5 V$	$I_{OH} = -12 \text{ mA}$	2	3.2					V
		I _{OH} = -15 mA				2	3.1		
Ve	V _{CC} = 4.5 V	I _{OL} = 48 mA		0.38	0.55				v
VOL	VCC = 4.5 V	I _{OL} = 64 mA					0.42	0.55	v
lį	V _{CC} = 5.5 V,	VI = 5.5 V			0.4			0.4	mA
ΙΗ	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
۱ _{IL}	V _{CC} = 5.5 V,	V _I = 0.5 V			-0.6			-0.6	mA
los‡	V _{CC} = 5.5 V,	$V_{O} = 0$	-100		-225	-100		-225	mA
IOZH	V _{CC} = 5.5 V,	V _O = 2.7 V			50			50	μA
IOZL	V _{CC} = 5.5 V,	V _O = 0.5 V			-50			-50	μA
ICCL	V _{CC} = 5.5 V			37	60		37	60	mA
ICCH	V _{CC} = 5.5 V			2	5		2	5	mA
ICCZ	V _{CC} = 5.5 V			5	8		5	8	mA
Ci	V _{CC} = 5 V,	V _I = 2.5 V or 0.5 V		6			6		pF
Co	V _{CC} = 5 V,	V _O = 2.5 V or 0.5 V		10			10		pF

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡]Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				= 5 V, 25°C	SN54B	СТ374	SN74B0	СТ374	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			70		70		70	MHz
tw	Pulse duration	CLK high	7		8		7		ns
t _{su}	Setup time before CLK↑	Data high or low	6.5		6.5		6.5		ns
t _h	Hold time after CLK^\uparrow	Data high or low	0		0		0		ns



SCBS019B - SEPTEMBER 1988 - REVISED APRIL 1994

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C R' R: T _/	CC = 5 V L = 50 pl 1 = 500 9 2 = 500 9 A = 25°C	F, ,, ,2,	C R R T	L = 50 p 1 = 500 2 = 500 A = MIN	Ω, Ω, to MAX†		UNIT
				BCT374		SN54B		SN74B		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^f max			70			70		70		MHz
^t PLH	CLK	Q	2	7.2	9.1	2	11.6	2	10.6	ns
^t PHL	OLK	ý	2	7.1	8.8	2	10.6	2	10	115
^t PZH	ŌĒ	Q	1	8.3	10.1	1	12.7	1	12.3	ns
^t PZL		ý	1	8.6	10.6	1	13	1	12.7	115
^t PHZ	OE	Q	1	4.7	6.3	1	7.1	1	6.8	ns
^t PLZ	ΟL	Q Q	1	4.8	6.3	1	7.5	1	6.8	115

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated