SCBS003C - SEPTEMBER 1987 - REVISED NOVEMBER 1993

 BiCMOS Process With TTL Inputs and Outputs 	DW OR NT PACKAGE (TOP VIEW)
 BiCMOS Design Reduces Standby Current 	
 Flow-Through Pinout (All Inputs on 	A1 🚺 2 23 🗍 B1
Opposite Side From Outputs)	A2 🛛 3 22 🗋 B2
• Functionally Equivalent to SN74ALS29833	A3 🛛 4 21 🛛 B3
and AMD Am29833	A4 [] 5 20 [] B4
• High-Speed Bus Transceiver With Parity	
Generator/Checker	
Parity-Error Flag With Open-Collector	
Output	A8 0 9 16 B8 ERR 0 10 15 0 PARITY
• Available Register For Storage of the	$\frac{ERR}{CLR} \begin{bmatrix} 10 & 15 \end{bmatrix} + \frac{PAR}{OEB}$
Parity-Error Flag	GND [] 12 13] CLK
Package Options Include Plastic	
Small-Outline (DW) Packages and Standard	

description

Plastic 300-mil DIPs (NT)

The SN74BCT29833 is an 8-bit to 9-bit parity transceiver designed for asynchronous communication between data buses. When data is transmitted from the A to B bus, a parity bit is generated. When data is transmitted from the B to A bus with its corresponding parity bit, the parity-error (ERR) output will indicate whether or not an error in the B data has occurred. The output-enable (OEA, OEB) inputs can be used to disable the device so that the buses are effectively isolated.

A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with an open-collector parity-error (\overline{ERR}) flag. \overline{ERR} is clocked into the register on the rising edge of the CLK input. The error flag register is cleared with a low pulse on the clear (\overline{CLR}) input. When both \overline{OEA} and \overline{OEB} are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition which gives the designer more system diagnostic capability. The SN74BCT29833 provides true logic.

	FUNCTION TABLE									
	INPUTS					OUTPUT AND I/O				
OEB	OEA	CLR	CLK	Ai ∑ of H's	Bi [†] ∑ of H's	A	В	PARITY	ERR‡	FUNCTION
L	Н	Х	Х	Odd Even	NA	NA	А	L H	NA	A data to B bus and generate parity
н	L	Н	\uparrow	NA	Odd Even	В	NA	NA	H L	B data to A bus and check parity
Х	Х	L	Х	Х	Х	Х	NA	NA	Н	Clear error-flag register
н	Н	H L H H	No↑ No↑ ↑ ↑	X X Odd Even	х	Z	Z	Z	NC H H L	Isolation§
L	L	Х	Х	Odd Even	NA	NA	А	H L	NA	A data to B bus and generate inverted parity

The SN74BCT29833 is characterized for operation from 0°C to 70°C.

NA = not applicable, NC = no change, X = don't care

[†] Summation of high-level inputs includes PARITY along with Bi inputs.


[‡]Output states shown assume the ERR output was previously high.

§ In this mode, the ERR output, when enabled, shows inverted parity of the A bus.



SCBS003C - SEPTEMBER 1987 - REVISED NOVEMBER 1993


functional logic diagram (positive logic)





SCBS003C - SEPTEMBER 1987 - REVISED NOVEMBER 1993

error-flag waveforms



ERROR-FLAG FUNCTION TABLE

INPU	JTS	INTERNAL TO DEVICE			FUNCTION
CLR	CLK	POINT P	ERR _{n-1} †	ERR	
Н	↑	Н	Н	Н	
H	↑ ↑	X	L	L	Sample
	I	L	^	L	
L	Х	Х	Х	Н	Clear

† ERR_{n-1} represents the state of the ERR output before any changes at CLR, CLK, or point P.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V _{CC}	
Input voltage, V _I	7 V
Voltage applied to a disabled I/O port	
Operating free-air temperature range	0°C to 70°C
Storage temperature range	. −65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SCBS003C - SEPTEMBER 1987 - REVISED NOVEMBER 1993

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
VOH	High-level output voltage, ERR			2.4	V
IOH	High-level output current			-24	mA
IOL	Low-level output current			48	mA
TA	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		т	TEST CONDITIONS		түр†	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lı = -18 mA			-1.2	V
Vau		V _{CC} = 4.5 V	I _{OH} = -15 mA	2.4		v	
∨он	All inputs /outputs except ERR	VCC = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			v
IOH	ERR	V _{CC} = 4.5 V,	V _{OH} = 2.4 V			20	μA
VOL		V _{CC} = 4.5 V,	I _{OL} = 48 mA		0.35	0.5	V
lj		V _{CC} = 5.5 V,	V _I = 5.5 V			0.1	mA
IIH‡		V _{CC} = 5.5 V,	V _I = 2.7 V			20	μA
. +	Data					-0.2	
IIL‡	Control	V _{CC} = 5.5 V,	VI =0!4′ v			-0.75	mA
los§		V _{CC} = 5.5 V,	VO = 0	-75		-250	mA
ICCL		V _{CC} = 5.5 V,	Outputs open		55	80	mA
ICCZ		V _{CC} = 5.5 V,	Outputs open		30	45	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡]These parameters include off-state output current for I/O ports only.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				MIN	MAX	UNIT
t _w I		CLK high				
	Pulse duration	CLK low	10		ns	
		CLR low	CLR low	10		
			Bi and PARITY	12		
t _{su}	Setup time before CLK [↑]		CLR inactive	12		ns
t _h	Hold time after CLK^\uparrow		Bi and PARITY	0		ns



SCBS003C - SEPTEMBER 1987 - REVISED NOVEMBER 1993

PARAMETER	FROM (INPUT)			V _{CC} = 5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = 25°C			$V_{CC} = 4.5 V \text{ to } 5.5 V,$ $C_{L} = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_{A} = \text{MIN to MAX}^{\dagger}$		
			MIN	TYP	MAX	MIN	MAX		
^t PLH	A or B	B or A	1	5	7	1	8	ns	
^t PHL		BUIA	1.5	5	8	1.5	10		
^t PLH	А	PARITY	1.5	7	9	1.5	11		
^t PHL	A .	A PARITY	1.5	10	13	1.5	15	ns	
^t PZH		A or B	2	11	15	2	19	ns	
^t PZL	UEA OF UEB	B AOLP	2	13	17	2	21	ns	
^t PHZ		A or B	2	8	11	2	15	ns	
^t PLZ	OEA OF OEB	AUD	2	10	14	2	17	115	
	CLK		1.5	7	10	1.5	12		
^t PLH	CLR	ERR	1.5	13	17	1.5	20	ns	
^t PLH	OEA	PARITY	1.5	10	13	1.5	15		
^t PHL		FARIT	1.5	10	13	1.5	15	ns	

switching characteristics (see Note 1)

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 1: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated