SCBS002D - SEPTEMBER 1987 - REVISED APRIL 1994

 BiCMOS Process With TTL Inputs and Outputs 	DW OR NT PACKAGE (TOP VIEW)
 State-of-the-Art BiCMOS Design Significantly Reduces Standby Current 	$\overline{OEA}\begin{bmatrix} 1 & & 24 \\ 2 & & 23 \end{bmatrix} V_{CC}$
 Flow-Through Pinout (All Inputs on Opposite Side From Outputs) 	A2 3 22 B2 A3 4 21 B3
• Functionally Equivalent to AMD Am29853	A4 🛛 5 20 🗍 B4
 High-Speed Bus Transceiver With Parity Generator/Checker 	A5 [] 6 19]] B5 A6 [] 7 18]] B6
 Parity-Error Flag With Open-Collector Output 	A7 [] 8 17 [] B7
Latch for Storage of the Parity-Error Flag	
 Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic 300-mil DIPs (NT) 	$GND \begin{bmatrix} 12 & 13 \end{bmatrix} LE$

description

The SN74BCT29853 is an 8-bit to 9-bit parity transceiver designed for asynchronous communication between data buses. When data is transmitted from the A to B bus, a parity bit is generated. When data is transmitted from the B to A bus with its corresponding parity bit, the parity-error (ERR) output will indicate whether or not an error in the B data has occurred. The output-enable (OEA, OEB) inputs can be used to disable the device so that the buses are effectively isolated.

A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with an open-collector parity-erro (ERR)r flag. ERR can be either passed, sampled, stored, or cleared from the latch using the latch-enable ($\overline{\text{LE}}$) and clear ($\overline{\text{CLR}}$) control inputs. When both $\overline{\text{OEA}}$ and $\overline{\text{OEB}}$ are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition which gives the designer more system diagnostic capability. The SN74BCT29853 provides true logic.

The SN74BCT29853 is characterized for operation from 0°C to 70°C.

INPUTS					OUTPUT AND I/O					
OEB	OEA	CLR	LE	Ai ∑ of H's	Bi [†] ∑ of H's	A	В	PARITY	ERR‡	FUNCTION
L	Н	Х	Х	Odd Even	NA	NA	А	L H	NA	A data to B bus and generate parity
н	L	Х	L	NA	Odd Even	В	NA	NA	H L	B data to A bus and check parity
Н	L	Н	Н	NA	Х	Х	NA	NA	N–1	Store error flag
Х	Х	L	Н	Х	Х	Х	NA	NA	Н	Clear error-flag register
н	Н	H L X X	H H L L	X X L Odd H Even	х	Z	Z	Z	NC H H L	Isolation [§] (parity check)
L	L	Х	Х	Odd Even	NA	NA	А	H L	NA	A data to B bus and generate inverted parity

NA = not applicable, NC = no change, X = don't care

[†] Summation of high-level inputs includes PARITY along with Bi inputs.

[‡] Output states shown assume the ERR output was previously high.

§ In this mode, the ERR output, when enabled, shows inverted parity of the A bus.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

SCBS002D - SEPTEMBER 1987 - REVISED APRIL 1994

logic diagram (positive logic)





SCBS002D - SEPTEMBER 1987 - REVISED APRIL 1994



or point P.

error-flag waveforms

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V _{CC}	
Input voltage, VI	
Voltage applied to a disabled I/O port	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	−65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SCBS002D - SEPTEMBER 1987 - REVISED APRIL 1994

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{CC} Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
VOH	High-level output voltage ERR			2.4	V
IOH	High-level output current			-24	mA
IOL	DL Low-level output current			48	mA
TA	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		т	EST CONDITIONS	MIN	TYP†	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lı = –18 mA			-1.2	V
		V _{CC} = 4.5 V	I _{OH} = -15 mA	2.4			V
VOH	All inputs /outputs except ERR	VCC = 4.5 V	I _{OH} = -24 mA 2				v
IOH	ERR	V _{CC} = 4.5 V,	V _{OH} = 2.4 V			20	μΑ
VOL		V _{CC} = 4.5 V,	I _{OL} = 48 mA		0.35	0.5	V
Ιį		V _{CC} = 5.5 V,	V _I = 5.5 V			0.1	mA
IIH‡		V _{CC} = 5.5 V,	V _I = 2.7 V			20	μA
. +	Data					-0.2	mA
'∣∟‡	Control	V _{CC} = 5.5 V,	V∣ =℃!¥′ ∨			-0.75	mA
los§		V _{CC} = 5.5 V,	$V_{O} = 0$	-75		-250	mA
ICCL		V _{CC} = 5.5 V,	Outputs open		55	80	mA
ICCZ		V _{CC} = 5.5 V,	Outputs open		30	45	mA

[†] All typical values are at V_{CC} = 5 V, $T_A = 25^{\circ}C$.

[‡] These parameters include off-state output current for I/O ports only.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

					UNIT
	Pulse duration	LE low	10		
tw	Pulse duration CLR low	10		ns	
t _{su}	Setup time before $\overline{LE}\downarrow$	Bi and PARITY	18		ns
t _h	Hold time after $\overline{LE}\downarrow$	Bi and PARITY	8		ns



SCBS002D - SEPTEMBER 1987 - REVISED APRIL 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Note 1)

PARAMETER	FROM (INPUT)	TO	TO (OUTPUT) $V_{CC} = 5 V,$ $T_A = 25^{\circ}C$ MIN		MIN	МАХ	UNIT	
			MIN	TYP	MAX			
^t PLH	A or B	B or A	1	5	7	1	10	ns
^t PHL	AOID	BUIA	1	5	7	1	10	115
^t PLH	А	PARITY	1.5	10	13	1.5	15	ns
^t PHL	A	FANIT	1.5	10	13	1.5	15	115
^t PZH	OEA or OEB	A or B	2	13	16	2	20	ns
^t PZL		AUR	2	13	16	2	20	115
^t PHZ	OEA or OEB	A or B	2	13	16	2	20	ns
^t PLZ	OEA OF OEB	AUR	2	13	16	2	20	115
^t PLH	CLR	ERR	1.5	11	14	1.5	15	ns
^t PHL	LE		1.5	5	7	1.5	9	115
^t PLH	OEA	PARITY	1.5	10	13	1.5	15	ns
^t PHL	OEA	PARIT	1.5	10	13	1.5	15	115
^t PLH		ERR	1.5	17	22	1.5	24	ns
^t PHL	Bi/PARITY		1.5	10	13	1.5	16	115

NOTE 1: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated