

SN74LVCC3245

OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS585A – NOVEMBER 1996 – REVISED JANUARY 1997

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages


description

This 8-bit (octal) noninverting bus transceiver contains two separate supply rails. The B port is designed to track V_{CCB} , which accepts voltages from 3 V to 5 V, and the A port is designed to track V_{CCA} , which is set to operate at 3.3 V. This allows for translation from a 3.3-V to a 5-V environment and vice versa.

The SN74LVCC3245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

The SN74LVCC3245 is characterized for operation from -40°C to 85°C .

DB, DW, OR PW PACKAGE
(TOP VIEW)



FUNCTION TABLE

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1997, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVCC3245
OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE
AND 3-STATE OUTPUTS

SCAS585A – NOVEMBER 1996 – REVISED JANUARY 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CCA} and V_{CCB}	−0.5 V to 6 V
Input voltage range, V_I : All A_n (see Note 1)	−0.5 to $V_{CCA} + 0.5$ V
All B_n (see Note 1)	−0.5 to $V_{CCB} + 0.5$ V
Except I/O ports (see Note 2)	−0.5 to $V_{CCA} + 0.5$ V
Output voltage range, V_O (see Note 1): All A_n	−0.5 to $V_{CCA} + 0.5$ V
All B_n	−0.5 to $V_{CCB} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	−50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CCA} , V_{CCB} , or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	104°C/W
DW package	81°C/W
PW package	120°C/W
Storage temperature range, T_{stg}	−65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. This value is limited to 6 V maximum.
2. This value is limited to 4.6 V maximum.
3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

SN74LVCC3245

OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS585A – NOVEMBER 1996 – REVISED JANUARY 1997

recommended operating conditions (see Note 3)

		V _{CCA}	V _{CCB}	MIN	NOM	MAX	UNIT
V _{CCA}	Supply voltage			2.7	3.3	3.6	V
V _{CCB}	Supply voltage			2.7	5	5.5	V
V _{IHA}	High-level input voltage	$V_O \leq 0.1 \text{ V}, \quad V_O \geq V_{CCA} - 0.1 \text{ V}$	2.7 V	3 V	2		V
			3 V	3.6 V	2		
			3.6 V	5.5 V	2		
V _{IHB}	High-level input voltage	$V_O \leq 0.1 \text{ V}, \quad V_O \geq V_{CCB} - 0.1 \text{ V}$	2.7 V	3 V	2		V
			3 V	3.6 V	2		
			3.6 V	5.5 V	3.85		
V _{ILA}	Low-level input voltage	$V_O \leq 0.1 \text{ V}, \quad V_O \geq V_{CCA} - 0.1 \text{ V}$	2.7 V	3 V		0.8	V
			3 V	3.6 V		0.8	
			3.6 V	5.5 V		0.8	
V _{ILB}	Low-level input voltage	$V_O \leq 0.1 \text{ V}, \quad V_O \geq V_{CCB} - 0.1 \text{ V}$	2.7 V	3 V		0.8	V
			3 V	3.6 V		0.8	
			3.6 V	5.5 V		1.65	
V _{IA}	Input voltage			0		V _{CCA}	V
V _{IB}	Input voltage			0		V _{CCB}	V
V _{OA}	Output voltage			0		V _{CCA}	V
V _{OB}	Output voltage			0		V _{CCB}	V
I _{OHA}	High-level output current		2.7 V	3 V		-12	mA
			3.3 V	3 V		-24	
I _{OHB}	High-level output current		3.3 V	2.7 V		-12	mA
			3.3 V	3 V		-24	
I _{OLA}	Low-level output current		2.7 V	3 V		12	mA
			3.3 V	3 V		24	
I _{OLB}	Low-level output current		3.3 V	2.7 V		12	mA
			3.3 V	3 V		24	
$\Delta t/\Delta v$	Input transition rise or fall rate			0		10	ns/V
T _A	Operating free-air temperature			-40		85	°C

NOTE 4: Unused pins (input or I/O) must be held high or low to prevent them from floating.

PRODUCT PREVIEW



SN74LVCC3245

OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS585A – NOVEMBER 1996 – REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	UNIT
V _{OHA}		I _{OH} = −100 μA	3 V	3 V	2.9	2.99		V
		I _{OH} = −12 mA	3 V	3 V	2.46	2.85		
			2.7 V	3 V	2.2	2.5		
		I _{OH} = −24 mA	3 V	3 V	2.25	2.65		
			2.7 V	4.5 V	2	2.3		
V _{OHB}		I _{OH} = −100 μA	3 V	3 V	2.9	2.99		V
		I _{OH} = −12 mA	2.7 V	3 V	2.46	2.85		
		I _{OH} = −24 mA	3 V	3 V	2.25	2.65		
			2.7 V	4.5 V	3.26	4.25		
V _{OLA}		I _{OL} = 100 μA	3 V	3 V			0.1	V
		I _{OL} = 12 mA	2.7 V	3 V		0.11	0.44	
		I _{OL} = 24 mA	3 V	3 V		0.21	0.44	
			2.7 V	4.5 V		0.22	0.5	
V _{OLB}		I _{OL} = 100 μA	3 V	3 V			0.1	V
		I _{OL} = 24 mA	3 V	3 V		0.21	0.44	
				4.5 V		0.18	0.44	
I _I	Control pins	V _I = V _{CCA} or GND	3.6 V	3.6 V		±0.1	±1	μA
				5.5 V		±0.1	±1	
I _{OZ} [†]	A or B ports	V _O = V _{CC} or GND, V _I = V _{IL} or V _{IH}	3.6 V	3.6 V		±0.5	±5	μA
I _{CCA}	B to A	A _n = V _{CC} or GND	3.6 V	Open		5	50	μA
		B _n = V _{CCB} or GND	3.6 V	3.6 V		5	50	
				5.5 V		5	50	
I _{CCB}	A to B	A _n = V _{CCA} or GND	3.6 V	3.6 V		5	50	μA
				5.5 V		8	80	
ΔI _{CCA} [‡]	A port	V _I = V _{CCA} − 0.6 V, Other inputs at V _{CCA} or GND, $\overline{\text{OE}}$ at GND and DIR at V _{CCA}	3.6 V	3.6 V		0.35	0.5	mA
	$\overline{\text{OE}}$	V _I = V _{CCA} − 0.6 V, Other inputs at V _{CCA} or GND, DIR at V _{CCA} or GND	3.6 V	3.6 V		0.35	0.5	
	DIR	V _I = V _{CCA} − 0.6 V, Other inputs at V _{CCA} or GND, $\overline{\text{OE}}$ at V _{CCA} or GND	3.6 V	3.6 V		0.35	0.5	
ΔI _{CCB} [‡]	B port	V _I = V _{CCB} − 2.1 V, Other inputs at V _{CCB} or GND, $\overline{\text{OE}}$ at GND and DIR at V _{CCB}	3.6 V	5.5 V		1	1.5	mA
C _i	Control inputs	V _I = V _{CCA} or GND	Open	Open				pF
C _{io}	A or B ports	V _O = V _{CCA} or GND	3.3 V	5 V				pF
C _{pd}	A to B		3.3 V	5 V				pF
	B to A							

[†] For I/O ports, the parameter I_{OZ} includes the input leakage current.

[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CCB}.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCC3245

OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS585A – NOVEMBER 1996 – REVISED JANUARY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$			$V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{CCB} = 3\text{ V TO } 3.6\text{ V}$			UNIT
			MIN	TYP†	MAX	MIN	TYP‡	MAX	
t_{PHL}	A	B	1	4.8	8.5	1	5.5	9	ns
t_{PLH}			1	3.9	7	1	5.2	8.5	
t_{PHL}	B	A	1	3.8	7	1	4.4	7.5	ns
t_{PLH}			1	4.3	8	1	5.1	8	
t_{PZL}	\overline{OE}	A	1	5.9	10	1	6.4	10.5	ns
t_{PZH}			1	5.4	9.5	1	5.8	9.5	
t_{PZL}	\overline{OE}	B	1	4.7	8.5	1	6	9.5	ns
t_{PZH}			1	4.8	9	1	6.1	10	
t_{PLZ}	\overline{OE}	A	1	3.1	7	1	3.4	7	ns
t_{PHZ}			1	4.6	10	1	5.2	10	
t_{PLZ}	\overline{OE}	B	1	3.8	8	1	4.5	8.5	ns
t_{PHZ}			1	4	8.5	1	6.3	10	
$t_{sk(o)}^{\S}$	Data or output	Output		1	1.5		1	1.5	ns

† Typical values are at $T_A = 25^\circ\text{C}$, $V_{CCA} = 3.3\text{ V}$, and $V_{CCB} = 5\text{ V}$.

‡ Typical values are at $T_A = 25^\circ\text{C}$, $V_{CCA} = 3.3\text{ V}$, and $V_{CCB} = 3.3\text{ V}$.

§ Skew is the difference in the propagation delay of any two outputs of the same device. This parameter is ensured by design.


PRODUCT PREVIEW






AND 3-STATE OUTPUTS

SCAS585A – NOVEMBER 1996 – REVISED JANUARY 1997

PARAMETER MEASUREMENT INFORMATION FOR B PORT (SEE NOTE E)



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	2 × V _{CC}
t _{PHZ} /t _{PZH}	Open



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. This is to test the B port, with $V_{CCA} = 3.6$ V and $V_{CCB} = 5.5$ V.


Figure 1. Load Circuit and Voltage Waveforms

SN74LVCC3245




OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS585A – NOVEMBER 1996 – REVISED JANUARY 1997

PARAMETER MEASUREMENT INFORMATION FOR A AND B PORT (SEE NOTE E)



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	7 V
t_{PHZ}/t_{PZH}	Open



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.
 E. This is to test the A and B ports, with $V_{CCA} = 3.6$ V and $V_{CCB} = 3.6$ V.

Figure 2. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.