CDC2516 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS579 – OCTOBER 1996

DGG PACKAGE

- Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications
- Distributes One Clock Input to Four Banks of Four Outputs
- Separate Output Enable for Each Output Bank
- External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input
- On-Chip Series-Damping Resistors
- No External RC Network Required
- Operates at 3.3-V V_{CC}
- Packaged in Plastic 48-Pin Thin Shrink Small-Outline Package

description

The CDC2516 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback output (FBOUT) to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC2516 operates at 3.3-V V_{CC} and provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

Four banks of four outputs provide 16 low-skew, low-jitter copies of the input clock. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at the input clock. Each bank of outputs can be enabled or disabled separately via the 1G, 2G, 3G, and 4G control inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.

	(TOP VIEW)									
V _{CC}		48]v _{cc}							
1Y0] 4Y0							
1Y1		46] 4Y1							
GND		40] GND							
GND		43] GND							
1Y2		44] 4Y2							
1Y3		42] 4Y3							
V _{CC}	H ⁸		V _{CC}							
1G] 4G							
GND] GND							
AV_{CC}			AV _{CC}							
CLK] FBIN							
AGND	[13		AGND							
AGND		35] FBOUT							
GND	15	34] GND							
	[16	33] 3G							
V _{CC}	[]17	32] v _{cc}							
2Y0	[18] 3Y0							
2Y1	[] 19] 3Y1							
GND	20] GND							
GND	21	28] GND							
2Y2	22	27	3Y2							
2Y3	23	26] 3Y3] V _{CC}							
Vcc	24	25								

Unlike many products containing PLLs, the CDC2516 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC2516 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL may be bypassed for test purposes by strapping AV_{CC} to ground.

The CDC2516 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1996, Texas Instruments Incorporated


CDC2516 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS579 - OCTOBER 1996

FUNCTION TABLE									
INPUTS OUTPUTS									
1G	2G	3G	4G	CLK	1Y (0:3)	2Y (0:3)	3Y (0:3)	4Y (0:3)	FBOUT
Х	Х	Х	Х	L	L	L	L	L	L
L	L	L	L	н	L	L	L	L	Н
L	L	L	Н	н	L	L	L	Н	Н
L	L	Н	L	н	L	L	Н	L	Н
L	L	Н	Н	н	L	L	Н	Н	Н
L	Н	L	L	н	L	Н	L	L	Н
L	Н	L	Н	н	L	Н	L	Н	н
L	Н	Н	L	н	L	Н	Н	L	н
L	Н	Н	Н	н	L	Н	Н	Н	н
Н	L	L	L	н	н	L	L	L	Н
Н	L	L	Н	н	н	L	L	Н	н
Н	L	Н	L	н	н	L	Н	L	н
Н	L	Н	Н	н	н	L	Н	Н	н
Н	Н	L	L	н	н	Н	L	L	н
Н	Н	L	н	Н	н	Н	L	Н	н
Н	Н	Н	L	н	н	Н	Н	L	н
Н	Н	Н	н	н	н	Н	Н	Н	н



CDC2516 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS579 – OCTOBER 1996







PRODUCT PREVIEW

CDC2516 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS579 - OCTOBER 1996

Terminal Functions

TERMINAL		TYPE	DECODIDEION
NAME	NAME NO.		DESCRIPTION
CLK	12	I	Clock input. CLK provides the clock signal to be distributed by the CDC2516 clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.
FBIN	37	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN.
1G	9	I	Output bank enable. 1G is the output enable for outputs $1Y(0:3)$. When 1G is low, outputs $1Y(0:3)$ are disabled to a logic-low state. When 1G is high, all outputs $1Y(0:3)$ are enabled and switch at the same frequency as CLK.
2G	16	I	Output bank enable. 2G is the output enable for outputs 2Y(0:3). When 2G is low, outputs 2Y(0:3) are disabled to a logic-low state. When 2G is high, all outputs 2Y(0:3) are enabled and switch at the same frequency as CLK.
3G	33	I	Output bank enable. 3G is the output enable for outputs 3Y(0:3). When 3G is low, outputs 3Y(0:3) are disabled to a logic-low state. When 3G is high, all outputs 3Y(0:3) are enabled and switch at the same frequency as CLK.
4G	40	I	Output bank enable. 4G is the output enable for outputs $4Y(0:3)$. When 4G is low, outputs $4Y(0:3)$ are disabled to a logic-low state. When 4G is high, all outputs $4Y(0:3)$ are enabled and switch at the same frequency as CLK.
FBOUT	35	ο	Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL. FBOUT has an integrated 25 - Ω series-damping resistor.
1Y(0:3)	2, 3, 6, 7	ο	Clock outputs. These outputs provide low-skew copies of CLK. Outputs $1Y(0:3)$ are enabled via 1G. These outputs can be disabled to a logic-low state by deasserting the 1G control input. Each output has an integrated 25- Ω series-damping resistor.
2Y(0:3)	18, 19, 22, 26	ο	Clock outputs. These outputs provide low-skew copies of CLK. Outputs $2Y(0:3)$ are enabled via 2G. These outputs can be disabled to a logic-low state by deasserting the 2G control input. Each output has an integrated 25- Ω series-damping resistor.
3Y(0:3)	31, 30, 27, 26	ο	Clock outputs. These outputs provide low-skew copies of CLK. Outputs $3Y(0:3)$ are enabled via 3G. These outputs can be disabled to a logic-low state by deasserting the 3G control input. Each output has an integrated 25- Ω series-damping resistor.
4Y(0:3)	47, 46, 43, 42	ο	Clock outputs. These outputs provide low-skew copies of CLK. Outputs 4Y(0:3) are enabled via 4G. These outputs can be disabled to a logic-low state by deasserting the 4G control input. Each output has an integrated 25- Ω series-damping resistor.
AVCC	11, 38	Power	Analog power supply. AV _{CC} provides the power reference for the analog circuitry. In addition, AV _{CC} can be used to bypass the PLL for test purposes. When AV _{CC} is strapped to ground, the PLL is bypassed and CLK is buffered directly to the device outputs.
AGND	13, 14, 36	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.
VCC	1, 8, 17, 24, 25, 32, 41, 48	Power	Power supply
GND	4, 5, 10, 15, 20, 21, 28, 29, 34, 39, 44, 45	Ground	Ground



CDC2516 **3.3-V PHASE-LOCK LOOP CLOCK DRIVER** WITH 3-STATE OUTPUTS

SCAS579 - OCTOBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance state	
or power-off state, V _O (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high	
or low state, V _O (see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V _{CC} or GND	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3)	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. 3. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book, literature number SCBD002.

recommended operating conditions (see Note 4)

	MIN	MAX	UNIT
Supply voltage	3	3.6	V
High-level input voltage	2		V
Low-level input voltage		0.8	V
Input voltage	0	VCC	V
High-level output current		-12	mA
Low-level output current		12	mA
Operating free-air temperature	0	70	°C
	High-level input voltage Low-level input voltage Input voltage High-level output current Low-level output current	Supply voltage3High-level input voltage2Low-level input voltage0Input voltage0High-level output current1Low-level output current1	Supply voltage33.6High-level input voltage22Low-level input voltage0VCCInput voltage0VCCHigh-level output current-12Low-level output current12

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	ONDITIONS	Vcc	MIN	түр‡	MAX	UNIT
VIK	lı = –18 mA		3 V			-1.2	V
Veu	I _{OH} = -100 μA		MIN to MAX	V _{CC} -0.2			V
VOH	I _{OH} = -12 mA		3 V	2.4		V	v
Ver	I _{OL} = 100 μA		MIN to MAX			0.2	V
V _{OL}	I _{OL} = 12 mA		3 V			0.55	v
lj	$V_I = V_{CC}$ or GND		3.6 V			±5	μA
ICC	$V_I = V_{CC}$ or GND	IO = 0	3.6 V				mA
ΔICC	One input at V _{CC} – 0.6 V,	Other inputs at V_{CC} or GND	3.3 V to 3.6 V			500	μA
Ci	$V_I = V_{CC}$ or GND		3.3 V		4		pF
Co	$V_{O} = V_{CC} \text{ or } GND$		3.3 V		6		pF

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



CDC2516 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS579 - OCTOBER 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
fclock	Clock frequency		25	125	MHz
	Input clock duty cycle		40%	60%	
	Stabilization time [†]	After power up		1	ms


[†] Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 15 pF (see Note 4 and Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.165 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	
^t phase error [‡]	CLKIN↑	FBIN↑			-150	150	ps
^t sk(o) [‡]	Any Y or FBOUT	Any Y or FBOUT				250	ps
Jitter _(pk-pk)		Any Y or FBOUT			-100	100	ps
Duty cycle		Any Y or FBOUT			45%	55%	
tr		Any Y or FBOUT	0.4	1.6	0.5	2	ns
tf		Any Y or FBOUT	0.4	1.6	0.5	2	ns

[‡]The $t_{sk(0)}$ specification is only valid for equal loading of all outputs.

The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed. NOTE 5: `



NOTES: A. Cl includes probe and jig capacitance.


B. All input pulses are supplied by generators having the following characteristics: PRR \leq 125 MHz, Z_O = 50 Ω , t_r \leq 1.8 ns, t_f \leq 1.8 ns.

C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



CDC2516 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS579 – OCTOBER 1996





IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated