20 🛛 REF2

19 REF1

18 V_{CC}

17 REF0

16 GND

13 V_{CC}

11 🛛 GND

15 SBCLK1

14 SBCLK0

12 FCCLK

DB PACKAGE (TOP VIEW)

V_{CC}

XOUT I 3

AUDIO 6

1/2AUDIO 7

GND 4

OE 15

V_{CC} 8

SELO 9

SEL1 10

XIN 2

- Utility Clock Generation for Personal Computer Applications
- Two 48-MHz Serial Bus Clock Outputs
- One 24-MHz Super I/O Controller Clock
 Output
- One AUDIO Clock Output With Selectable Frequency
- One Clock Output at 1/2 AUDIO Clock Frequency
- All Output Clock Frequencies Derived From a Single 14.31818-MHz Crystal Input
- Internal Loop Filters for Phase-Lock Loops (PLL)
- Packaged in Shrink Small-Outline Package

description

The CDC9449 is a system clock synthesizer for use in personal computer systems. An integrated crystal oscillator generates a 14.318-MHz reference frequency, while two integrated PLLs generate a 48-MHz clock, a 24-MHz clock, and a selectable AUDIO and 1/2 AUDIO clock frequency from a 14.31818-MHz crystal input.

The CDC9449 provides two copies of the 48-MHz serial bus clock, one copy of the 24-MHz super I/O controller clock, one copy of the AUDIO clock, one copy of the 1/2 AUDIO clock, and three copies of the 14.318-MHz reference frequency.

All outputs are 3-state and can be disabled by the output-enable (OE) control input. When OE = L, all outputs are placed in a high-impedance state.

The CDC9449 is characterized for operation from 0°C to 70°C.

				10				
OE	SEL1	SEL0	XIN [†]	SBCLKn	FCCLK	REFn	AUDIO	1/2 AUDIO
L	Х	Х	14.318 MHz	Hi Z	Hi Z	Hi Z	Hi Z	Hi Z
н	L	L	TCLK	TCLK/2	TCLK/4	TCLK	TCLK/2	TCLK/4
н	L	н	14.318 MHz	48 MHz	24 MHz	14.318 MHz	24.576 MHz	12.288 MHz
н	н	L	14.318 MHz	48 MHz	24 MHz	14.318 MHz	33.8688 MHz	16.934 MHz
н	Н	Н	14.318 MHz	48 MHz	24 MHz	14.318 MHz	L	L

[†] The allowable reference frequency is minimum = 14.316 MHz, nominal = 14.31818 MHz, and maximum = 14.32 MHz. [‡] TCLK is a test clock driven over XIN in the test mode.

FUNCTION TABLE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



CDC9449 PC CLOCK SYNTHESIZER/DRIVER WITH SDRAM CLOCK SUPPORT

SCAS577 - AUGUST 1996

48-MHz PLL COUNTER VALUES

FREQUENCY	М	N	VCO FREQUENCY [†]	ACTUAL OUTPUT FREQUENCY	PPM ERROR
48 MHz	17	57	48.0080 MHz	48.0080 MHz	167

[†] Actual frequency based on a 14.31818-MHz input reference frequency

AUDIO PLL COUNTER VALUES

FREQUENCY	М	N	VCO FREQUENCY†	ACTUAL OUTPUT FREQUENCY	PPM ERROR
24.576 MHz	60	103	24.5795 MHz	24.5795 MHz	144
33.8688 MHz	41	97	33.8688 MHz	33.8680 MHz	-24

[†] Actual frequency based on a 14.31818-MHz input reference frequency

Terminal Functions

TERM	TERMINAL		DESCRIPTION
NAME	NO.	TYPE	DESCRIPTION
REF(0:2)	17, 19, 20	0	14.318-MHz reference clock outputs
SBCLK(0:1)	14, 15	0	48-MHz serial bus clock outputs
FCCLK	12	0	24-MHz super I/O controller clock output
AUDIO	6	0	Audio clock output with selectable output frequency
1/2 AUDIO	7	0	1/2 audio clock output
SEL(0:1)	9, 10	I	Select control bits. These inputs provide function and frequency control for the device. A nominal 100 -k Ω pullup resistor is internally integrated on each input.
OE	5	I	Output enable. Active high; when asserted, all outputs are enabled. When deasserted, all outputs are placed in a high-impedance state. A nominal 100-k Ω pullup resistor is internally integrated.
XIN	2	I	Crystal input. The oscillator is designed for use with a 50-PPM 18-pF parallel resonant crystal. A TTL-level clock also can drive XIN.
XOUT	3	0	Crystal output
VCC	1, 8, 13, 18	Power	3.3-V core power supply
GND	4, 11, 16	Ground	Ground



functional block diagram





CDC9449 PC CLOCK SYNTHESIZER/DRIVER WITH SDRAM CLOCK SUPPORT

SCAS577 – AUGUST 1996

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Voltage range applied to any output in the high state or power-off state, V_O	
(see Note 1)	–0.5 V to V _{CC} + 0.5 V
Current into any output in the low state, I _O	24 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2)	0.6 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.

recommended operating conditions

		MIN	MAX	UNIT
VCC	3.3-V core supply voltage	3.135	3.465	V
VIH	High-level input voltage	2	V _{CC} +0.3	V
VIL	Low-level input voltage	-0.3	0.8	V
ЮН	High-level output current		-12	mA
IOL	Low-level output current		12	mA
т _А	Operating free-air temperature	0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS						UNIT
VIK	V _{CC} = 3.135 V,	lj = –18 mA					-1.2	V
VOH	V _{CC} = 3.135 V,	I _{OH} = –1 m	A		2.4			V
VOL	V _{CC} = 3.135 V,	I _{OL} = 1 mA					0.4	V
lj	V _{CC} = 3.465 V,	V _I = V _{CC} or GND					±5	μA
lı (pullup/down)	V _{CC} = 3.465 V,	$V_{I} = V_{CC} \text{ or } GND$					±100	μA
I _{OZ}	V _{CC} = 3.465 V,	V _O = 3.135 V or 0						μA
	V 00 - 2 465 V			Outputs low				mA
ICC	V _{CC} = 3.465 V,	I <mark>O</mark> = 0,	$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled				ША
Ci	Except XIN					5		pF
Co	Except XOUT	Except XOUT						pF
C _{pd}	VI = 3.135 V or 0							pF



CDC9449 PC CLOCK SYNTHESIZER/DRIVER WITH SDRAM CLOCK SUPPORT

SCAS577 - AUGUST 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
Out Testing the t	After power up		3	ms
Stabilization time [†]	After change to SEL(0:1)		3	ms

[†] Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at XIN.

switching characteristics (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
Jitter [‡]		SBCLKn, FCCLK, AUDIO, 1/2 AUDIO		±500	ps
Duty cycle [‡]		SBCLKn, FCCLK, AUDIO, 1/2 AUDIO	45%	55%	
t _r ‡§		Any output	0.5	2	ns
tf‡§		Any output	0.5	2	ns

[‡] Specifications are applicable only after the PLL stabilization time has elapsed.

§ Rise and fall times are characterized using the test circuit shown in Figure 1.





- NOTES: A. CI includes probe and jig capacitance.
 - CL = 20 pF (SBCLKn, FCCLK, AUDIO, 1/2 AUDIO, REF1, REF2) $C_L = 45 \text{ pF} (\text{REF0})$
 - B. The outputs are measured one at a time with one transition per measurement.
 - C. Duty cycle = $(t_W t_C) \times 100\%$

Figure 1. Load Circuit and Voltage Waveforms



NOTES: A. Jitter (cycle-to-cycle) = $T_1 - T_0$

B. Jitter (peak-to-peak) = MAX{ $T_0:T_n$ } - MIN{ $T_0:T_n$ }

Figure 2. Jitter Measurement



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated