SCAS568D - MARCH 1996 - REVISED JUNE 1997

 Member of the Texas Instruments Widebus™ Family 		DL PACKAGE P VIEW)
 EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process 	1 <mark>0E</mark> [1 1Q1 [2	48 1LE
 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	1Q2 3 GND 4	46 1D2 45 GND
 Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25°C 	1Q3 5 1Q4 6	44 🛛 1D3
 Power Off Disables Inputs/Outputs, Permitting Live Insertion 	V _{CC} [] 7 1Q5 [] 8	42 V _{CC} 41 1D5
 Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC}) 	1Q6 9 GND 10 1Q7 11	40 1D6 39 GND 38 1D7
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) 	1Q8 [12 2Q1 [13 2Q2 [14	36 2D1 35 2D2
 Latch-Up Performance Exceeds 250 mA Per JESD 17 	GND 15 2Q3 16 2Q4 17	33 2D3
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	V _{CC} [18 2Q5 [19 2Q6 [20	32 2 2D4 31 V _{CC} 30 2D5 29 2D6
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages 	GND [21 2Q7 [22 2Q8 [23	28 GND 27 2D7 26 2D8
description	2 <mark>0E</mark> 24	25 2LE

This 16-bit transparent D-type latch is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVCH16373A is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH16373A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SCAS568D - MARCH 1996 - REVISED JUNE 1997

FU	NCTI	ON T	ΓΔΒΙ	F


	INPUTS	OUTPUT						
ŌĒ	LE	D	Q					
L	Н	Н	Н					
L	н	L	L					
L	L	Х	Q ₀					
Н	Х	х	Z					

logic symbol[†]

1 <mark>0E</mark>	1	1EN		
1LE	48	C1		
2 <mark>0E</mark>	24	2EN		
2LE	25	C2		
		Ľ _		
1D1	47	3D 1 ⊽	2	1Q1
1D2	46		3	1Q2
1D3	44		5	1Q3
1D4	43		6	1Q4
1D5	41		8	1Q5
1D6	40		9	1Q6
1D7	38		11	1Q7
1D7	37		12	1Q8
2D1	36	4D 2 ▽	13	2Q1
2D1	35	4D 2 V	14	2Q2
2D2 2D3	33		16	2Q2
2D3 2D4	32		17	2Q3
2D4 2D5	30		19	2Q4 2Q5
	29		20	
2D6	27		22	2Q6
2D7	26		23	2Q7
2D8				2Q8

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCAS568D - MARCH 1996 - REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} –0.5 V to 6.5 V Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, V_O	
(see Note 1)	V
Voltage range applied to any output in the high or low state, V _O	
(see Notes 1 and 2)0.5 V to V _{CC} + 0.5 V	V
Input clamp current, I _{IK} (V _I < 0)	А
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC}) ±50 m/	А
Continuous output current, I_O (V _O = 0 to V _{CC}) (see Note 2) ±50 m/	А
Continuous current through each V _{CC} or GND ±100 m/	
Package thermal impedance, θ _{JA} (see Note 3): DGG package	Ν
DL package	Ν
Storage temperature range, T _{stg} 65°C to 150°C	С

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. The value of V_{CC} is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vaa	Supplyveltere	Operating	2	3.6	V
VCC	Supply voltage	Data retention only	1.5		v
V_{H}	High-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		V
VIL	Low-level input voltage	V_{CC} = 2.7 V to 3.6 V		0.8	V
VI	Input voltage		0	5.5	V
VO	Output voltage	High or low state	0	VCC	V
		3 state	0	5.5	v
	High lovel output outroot	V _{CC} = 2.7 V		-12	
ЮН	High-level output current	V _{CC} = 3 V		-24	mA
		$V_{CC} = 2.7 V$		12	mA
IOL	Low-level output current	V _{CC} = 3 V		24	IIIA
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCAS568D - MARCH 1996 - REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST C	ONDITIONS	Vcc	MIN	TYP†	MAX	UNIT	
	I _{OH} = −100 μA		2.7 V to 3.6 V	V _{CC} -0.2				
\/	10		2.7 V	2.2			V	
VOH	$I_{OH} = -12 \text{ mA}$		3 V	2.4			v	
	I _{OH} = -24 mA		3 V	2.2				
	I _{OL} = 100 μA		2.7 V to 3.6 V			0.2		
VOL	I _{OL} = 12 mA		2.7 V			0.4	V	
	I _{OL} = 24 mA		3 V			0.55	5	
Ц	VI = 0 to 5.5 V		3.6 V			±5	μA	
	V _I = 0.8 V		3 V	75				
l _{l(hold)}	V _I = 2 V		3 V	-75			μA	
	V _I = 0 to 3.6 V [‡]		3.6 V			±500		
loff	V _I or V _O = 5.5 V		0			±10	μA	
I _{OZ}	V _O = 0 to 5.5 V		3.6 V			±10	μA	
1	$V_1 = V_{CC}$ or GND	0.01/			20	۵		
ICC	$3.6 \text{ V} \le \text{V}_I \le 5.5 \text{ V}$	IO = 0	3.6 V			20	μA	
ΔICC	One input at V _{CC} – 0.6 V,	Other inputs at V_{CC} or GND	2.7 V to 3.6 V			500	μA	
Ci	V _I = V _{CC} or GND		3.3 V		5		pF	
Co	V _O = V _{CC} or GND		3.3 V		6.5		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ This applies in the disabled state only.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
tw	Pulse duration, LE high	3.3		3.3		ns
t _{su}	Setup time, data before LE \downarrow	1.7		1.7		ns
th	Hold time, data after LE \downarrow	1.2		1.2		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	то (оитрит)		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V	
			MIN	MAX	MIN	MAX	
	D	Q	1.6	4.2		4.9	
^t pd	LE		2.1	4.6		5.3	ns
ten	OE	Q	1.3	4.7		5.7	ns
^t dis	OE	Q	2.5	5.9		6.3	ns
^t sk(o) [¶]				1.6			ns


¶ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.




SCAS568D - MARCH 1996 - REVISED JUNE 1997

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

	PARAMETER		TEST CO	NDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance per latch	Outputs enabled	$C_{1} = 0$	£ 40 MU-	39	pF	
		Outputs disabled	$C_{L} = 0, \qquad f = 10 \text{ MHz}$	6	рг	



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns. t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PZL} and t_{PZH} are the same as t_{en} .
 - F. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - G. tpLH and tpHL are the same as t_{pd} .





IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated