SN74LVCH16374A 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS565D - MARCH 1996 - REVISED JUNE 1997


- Member of the Texas Instruments
 Widebus™ Family
- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input and Output Voltages With 3.3-V V_{CC})
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVCH16374A is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

DGG OR DL PACKAGE (TOP VIEW)



A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

TEXAS
INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SCAS565D - MARCH 1996 - REVISED JUNE 1997

description (continued)


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH16374A is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each flip-flop)

	INPUTS		OUTPUT
OE	CLK	D	Q
L	↑	Н	Н
L	\uparrow	L	L
L	H or L	Χ	Q ₀
Н	Х	Χ	Z


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V _O	
(see Notes 1 and 2)	$10.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{ K }(V_{ C } < 0)$	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I _O (V _O = 0 to V _{CC}) (see Note 2)	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T _{stq}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. The value of V_{CC} is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
\/	Supply voltage Operating Data retention or	Operating	2	3.6	V
VCC		Data retention only	1.5		V
VIH	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		V
VIL	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
٧ _I	Input voltage		0	5.5	V
.,	Output voltage	High or low state	0	Vcc	V
VO		3 state	0	5.5	v
la	I Park I and a standard assessed	V _{CC} = 2.7 V	-12		A
ЮН	High-level output current	V _{CC} = 3 V		-24	mA
1		V _{CC} = 2.7 V		12	A
lOL	Low-level output current	V _{CC} = 3 V	24		mA
Δt/Δν	Input transition rise or fall rate	·	0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74LVCH16374A 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS565D - MARCH 1996 - REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER	TEST C	CONDITIONS	vcc	MIN	TYP† N	IAX	UNIT
		I _{OH} = -100 μA		2.7 V to 3.6 V	V _{CC} -0.2			
Va		Jan. 12 mA		2.7 V	2.2			v
VOH		I _{OH} = -12 mA		3 V	2.4			V
		I _{OH} = -24 mA		3 V	2.2			
		I _{OL} = 100 μA		2.7 V to 3.6 V			0.2	
VOL		I _{OL} = 12 mA		2.7 V			0.4	V
		I _{OL} = 24 mA		3 V		().55	
II		V _I = 0 to 5.5 V		3.6 V			±5	μΑ
		V _I = 0.8 V		3 V	75			
I _I (hold)	Data inputs	V _I = 2 V		3 V	-75			μΑ
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V		±	500	
l _{off}		V_I or $V_O = 5.5 V$		0			±10	μΑ
loz		$V_{O} = 0 \text{ to } 5.5 \text{ V}$		3.6 V			±10	μΑ
laa		$V_I = V_{CC}$ or GND	lo - 0	3.6 V			20	
ICC		$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}$	IO = 0	3.6 V	20		20	μΑ
Δlcc		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μΑ
Ci		$V_I = V_{CC}$ or GND		3.3 V		5		pF
Co		VO = VCC or GND		3.3 V		6.5		pF

 $[\]overline{\dagger}$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT	
		MIN	MIN MAX MI		MAX		
fclock	Clock frequency	0	150	0	150	MHz	
t _W	Pulse duration, CLK high or low	3.3		3.3		ns	
t _{su}	Setup time, data before CLK↑	1.9		1.9		ns	
th	Hold time, data after CLK↑	1.1		1.1		ns	

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
	(1141 01)	(0011 01)	MIN	MAX	MIN	MAX	
f _{max}			150		150		MHz
^t pd	CLK	Q	1.5	4.5		4.9	ns
^t en	ŌĒ	Q	1.5	4.6		5.3	ns
^t dis	ŌĒ	Q	1.5	5.5		6.1	ns
t _{sk(o)} ¶				1		·	ns

[¶] Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.




[‡]This is the bus-hold maximum dynamic current required to switch the input from one state to another.

[§] This applies in the disabled state only.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER		TEST CONDITIONS		TYP	UNIT	
C . Dougs dissination conscitance per flip flep	Outputs enabled	C 0	f = 10 MHz	58	pF	
C _{pd} Power dissipation capacitance per flip-flop		Outputs disabled	$C_L = 0$,	1 = 10 WHZ	24	рг

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpzL and tpzH are the same as ten.
- F. tpLZ and tpHZ are the same as tdis.
- G. tplH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated