SN54AC564, SN74AC564 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SN54AC564...J OR W PACKAGE

SN74AC564 . . . DB. DW. N. OR PW PACKAGE

(TOP VIEW)

SCAS551A - NOVEMBER 1995 - REVISED MAY 1996

- 3-State Inverting Outputs Drive Bus Lines Directly
- Full Parallel Access for Loading
- Flow-Through Architecture to Optimize PCB Layout
- EPIC[™] (Enhanced-Performance Implanted CMOS) 1-µm Process
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (N) and Ceramic (J) DIPs

description

The 'AC564 are octal D-type edge-triggered flip-flops that feature inverting 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the \overline{Q} outputs are set to the inverse logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input places the eight outputs in either a normal logic state (high or


low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AC564 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AC564 is characterized for operation from –40°C to 85°C.

OE 20 VCC 1D [] 1Q 2 19 18 2Q 2D 3 3D 3Q 17 4D 4Q 16 ∏ 5Q 5D 15

SN54ACT564 . . . FK PACKAGE (TOP VIEW)



FUNCTION TABLE (each flip-flop)

	INPUTS		OUTPUT
OE	CLK	D	Q
L	\uparrow	Н	L
L	\uparrow	L	Н
L	H or L	Χ	\overline{Q}_0
Н	Х	Χ	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated

TEXAS INSTRUMENTS


SN54AC564, SN74AC564 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS551A - NOVEMBER 1995 - REVISED MAY 1996

logic symbol†

ŌĒ ΕN 11 CLK > C1 2 19 1Q 1D 1▷ 18 3 2<u>Q</u> 2D 17 4 $3\overline{Q}$ 3D 16 4D 4Q 6 15 5D 5Q 14 6D 6Q 13 8 7<u>Q</u> 7D 9 12 8D 8Q

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Output voltage range, VO (see Note 1)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±200 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2):	DB package 0.6 W
	DW package 1.6 W
	N package 1.3 W
	PW package 0.7 W
Storage temperature range, T _{Stg}	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCAS551A - NOVEMBER 1995 - REVISED MAY 1996

recommended operating conditions (see Note 3)

			SN54A	C564	SN74A	C564	UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2	6	2	6	V
		V _{CC} = 3 V	2.1		2.1		
V_{IH}	High-level input voltage	V _{CC} = 4.5 V	3.15		3.15		V
		V _{CC} = 5.5 V	3.85		3.85		
		V _{CC} = 3 V		0.9		0.9	
V_{IL}	Low-level input voltage	V _{CC} = 4.5 V		1.35		1.35	V
		V _{CC} = 5.5 V		1.65		1.65	
٧ _I	Input voltage		0′	VCC	0	VCC	V
۷o	Output voltage		0	VCC	0	VCC	V
		V _{CC} = 3 V	80	-12		-12	
loh	High-level output current	V _{CC} = 4.5 V	8	-24		-24	mA
		V _{CC} = 5.5 V		-24		-24	
		V _{CC} = 3 V		12		12	
lOL	Low-level output current	V _{CC} = 4.5 V		24		24	mA
		V _{CC} = 5.5 V		24		24	
Δt/Δν	Input transition rise or fall rate		0	8	0	8	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T,	գ = 25°C	- 1	SN54A	C564	SN74A	C564	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP MA	x	MIN	MAX	MIN	MAX	UNIT
		3 V	2.9			2.9		2.9		
	I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4		
Vou		5.5 V	5.4			5.4		5.4		V
Voн	I _{OH} = -12 mA	3 V	2.56			2.4		2.46		V
	I _{OH} = -24 mA	4.5 V	3.86			3.7	7	3.76		
	10H = -24 IIIA	5.5 V	4.86			4.7	VIE	4.76		
	I _{OL} = 50 μA	3 V		0	.1		0.1		0.1	V
		4.5 V		0	.1	<i></i>	0.1		0.1	
\/a:		5.5 V		0	.1	2	0.1		0.1	
VOL	I _{OL} = 12 mA	3 V		0.3	36	20/	0.5		0.44	V
	I _{OL} = 24 mA	4.5 V		0.3	36	2	0.5		0.44	
		5.5 V		0.3	36		0.5		0.44	
lį	V _I = V _{CC} or GND	5.5 V		±0	.1		±1		±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V		±0	.5		±5		±5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80		40	μΑ
C _i	V _I = V _{CC} or GND	5 V		4.5						pF

SN54AC564, SN74AC564 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS551A - NOVEMBER 1995 - REVISED MAY 1996

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		SN54AC564 SN74AC564		UNIT	
		MIN	MAX	MIN MAX	MIN	MAX	UNIT
t _W	Pulse duration, CLK high or low	6		7.5	7		ns
t _{su}	Setup time, data before CLK↑	2.5		4.5	3		ns
th	Hold time, data after CLK↑	2		2.5	2		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 2	25°C	SN54AC564 SN74AC564		UNIT	
		MIN	MAX	MIN AMAX	MIN	MAX	UNIT
t _W	Pulse duration, CLK high or low	4		5	5		ns
t _{su}	Setup time, data before CLK↑	2		3.5	2.5		ns
th	Hold time, data after CLK↑	2		2.5	2		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	ղ = 25°C	;	SN54A	C564	SN74A	C564	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f _{max}			75			55	W	60		MHz
^t PLH	CLK	Ια	3.5	8.1	14	1	16.5	3.5	15.5	no
^t PHL	CLK	α	3.5	8.2	12.5	1	15	3.5	14	ns
^t PZH	ŌĒ	Ια	2.5	7.2	11.5	1,4	13	2.5	12.5	nc
t _{PZL}	OE	α	3	7.7	11) _{A(}	12.5	3.5	12	ns
^t PHZ	ŌĒ	Ια	4	8.6	12.5	01	14	4.5	13.5	nc
t _{PLZ}	OE .	α	2	7.3	9.5	Q 1	10.5	2.5	10.5	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	T,	ղ = 25°C	;	SN54A	C564	SN74A	C564	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
f _{max}			95			85	in	85		MHz
^t PLH	CLK	Ια	2	4.9	10.5	1.5	11.5	2	11.5	no
^t PHL	CLK	Q	2	5	9.5	1.5	10.5	2	10.5	ns
^t PZH	ŌĒ	Ια	2	5.1	9	1.5	9.5	2	9.5	no
^t PZL	OE	α	1.5	5.2	8.5	1.5	9.5	2	9.5	ns
^t PHZ	ŌĒ	Ια	2	5.7	10.5	0.5	11.5	2	11.5	nc
t _{PLZ}	OE .	ά	1.5	4.8	8	1.5	9	1.5	9	ns

operating characteristics, V_{CC} = 5 V, T_A = 25°C


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	50	pF





PARAMETER MEASUREMENT INFORMATION




TEST	S 1
^t PLH ^{/t} PHL	Open
^t PLZ ^{/t} PZL	2 × V _{CC}
^t PHZ ^{/t} PZH	Open









NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated