SCAS548A - NOVEMBER 1995 - REVISED JUNE 1996

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- Differential Low-Voltage Pseudo-ECL (LVPECL)-Compatible Inputs and Outputs
- Distributes Differential Clock Inputs to 15 Differential Clock Outputs
- Output Reference Voltage, V<sub>REF</sub>, Allows Distribution From a Single-Ended Clock Input
- Outputs Configurable to Provide 1X or 1/2X Input Reference Frequency
- Single-Ended LVPECL-Compatible Output Enable
- Packaged in 52-Pin Thin Quad Flat Package



NC - No internal connection

### description

The differential LVPECL clock-driver circuit distributes one pair of differential LVPECL clock inputs (CLKIN,  $\overline{CLKIN}$ ) to fifteen pairs of differential clock (Y,  $\overline{Y}$ ) outputs with minimum skew for clock distribution. It is specifically designed for driving 50- $\Omega$  transmission lines.

When the master reset (MR) input is in the low state, the 15 differential ouputs switch at the same or one-half the frequency of the differential clock inputs. When MR is in the high state, the 15 differential outputs are forced to static states (Y outputs in the low state,  $\overline{Y}$  outputs in the high state), and the divide-by-two outputs are reset. MR is latched on the negative-edge of the CLKIN input so that the Q outputs are always disabled in the low state.

The four output banks are configured as a bank of two, a bank of three, a bank of four, and a bank of six. Each bank may be configured to provide either same-frequency of half-frequency outputs via the SEL inputs.

The voltage-reference (V<sub>BB</sub>) output can be strapped to CLKIN for a single-ended CLKIN input.

The CDC222 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



1

SCAS548A - NOVEMBER 1995 - REVISED JUNE 1996

### logic diagram (positive logic)





SCAS548A - NOVEMBER 1995 - REVISED JUNE 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	00
Output voltage range, V <sub>O</sub> (see Note 1)	00
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	–18 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	–50mA
Continuous current through V <sub>CC</sub> or GND	±80mA
Maximum power dissipation at $T_A = 55^\circ$ (in still air) (see Note 2)	1.2 W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.

### recommended operating conditions

			MIN	MAX	UNIT
VCC	Supply voltage		3	3.6	V
VIH	High-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	V <sub>CC</sub> -1.165	V <sub>CC</sub> -0.88	v
		$V_{CC} = 3.3 V$	2.135	2.420	
VIL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	V <sub>CC</sub> -1.81	V <sub>CC</sub> -1.475	v
		$V_{CC} = 3.3 V$	1.490	1.825	
fclock	DCk Input clock frequency			500	MHz
TA	Operating free-air temperature		0	70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS MIN MAX		MAX	UNIT	
Vore	V <sub>CC</sub> = 3 V to 3.6 V		V <sub>CC</sub> -1.38	V <sub>CC</sub> -1.26	v
VREF	V <sub>CC</sub> = 3.3 V		1.925	2.075	v
Varia	V <sub>CC</sub> = 3 V to 3.6 V		V <sub>CC</sub> -1.025	VCC-0.88	v
Vон	V <sub>CC</sub> = 3.3 V		2.275	2.42	v
Ver	V <sub>CC</sub> = 3 V to 3.6 V		V <sub>CC</sub> -1.81	V <sub>CC</sub> -1.62	v
VOL	V <sub>CC</sub> = 3.3 V		1.49	1.68	v
lj	V <sub>I</sub> = 2.4 V,	$V_{CC} = 3.6 V$		150	μA
ICC	IO = 0,	V <sub>CC</sub> = 3.6 V		110	mA



SCAS548A - NOVEMBER 1995 - REVISED JUNE 1996

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	ТҮР	МАХ	UNIT
<sup>t</sup> PLH	CLKIN, CLKIN	<u> </u>	0.9	1.0	1.1	20
<sup>t</sup> PHL		Q, <u>Q</u>	0.9	1.0	1.1	ns
t <sub>su</sub>	MR↑	CLKIN↓				ns
<sup>t</sup> sk(o)		Q, <u>Q</u>			50	ps
<sup>t</sup> sk(pr) <sup>†</sup>		Q, <u>Q</u>			200	ps
tr		Q, <u>Q</u>			500	ps
tf		Q, <u>Q</u>			500	ps

<sup>†</sup> Process skew is valid only for devices operating at the same frequency, supply voltage, temperature, and output loading.



SCAS548A - NOVEMBER 1995 - REVISED JUNE 1996



PARAMETER MEASUREMENT INFORMATION

NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  45 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  1 ns, t<sub>f</sub>  $\leq$  1 ns. B. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



SCAS548A - NOVEMBER 1995 - REVISED JUNE 1996



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. Output skew, tsk(o), is calculated as the greater of:

- The difference between the fastest and slowest tpLHn (n = 1, 2, ... 15)
- The difference between the fastest and slowest  $t_{\mbox{PHLn}}$  (n = 1, 2,  $\ldots$  9)
- The difference between the fastest and slowest tpHLn (n = 10, 11, . . . 15)
- B. Process skew,  $t_{sk(pr)}$ , is calculated as as the greater of:
  - The difference between the fastest and slowest  $t_{PLHn}$  (n = 1, 2, ... 9)
  - The difference between the fastest and slowest tpHLn (n = 1, 2, . . . 9)
  - The difference between the fastest and slowest  $t_{PHLn}$  (n = 10, 11, . . . 15) across multiple devices

Figure 2. Waveforms for Calculation of tsk(o), tsk(pr)



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated