SCAS543B - OCTOBER 1995 - REVISED JUNE 1996

- 3-State Noninverting Outputs Drive Bus **Lines Directly**
- **Full Parallel Access for Loading**
- **EPIC™** (Enhanced-Performance Implanted CMOS) 1-um Process
- **Package Options Include Plastic** Small-Outline (DW) Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (N) and Ceramic (J) DIPs


description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight flip-flops of the 'AC374 are D-type edge-triggered flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-

SN54AC374...J OR W PACKAGE SN74AC374 . . . DB. DW. N. OR PW PACKAGE (TOP VIEW)



SN54AC374...FK PACKAGE (TOP VIEW)



impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines in bus-organized systems without need for interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AC374 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AC374 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each flip-flop)

	INPUTS		OUTPUT
OE	CLK	D	Q
L	1	Н	Н
L	\uparrow	L	L
L	H or L	Χ	Q_0
Н	Х	Χ	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated



SN54AC374, SN74AC374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS543B - OCTOBER 1995 - REVISED JUNE 1996

logic symbol† 1 ΟE ΕN CLK > C1 3 2 1D \triangleright 1Q 1D 4 5 2D 2Q 6 3D 3Q 8 9 4D 4Q 12 13 5Q 5D 15 14

OE 1 CLK 11 1D 3 10

logic diagram (positive logic)

To Seven Other Channels

17

18

7D

8D

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

6Q

7Q

8Q

16

19

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Output voltage range, V _O (see Note 1)	\dots -0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC)}	
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	\pm 50 mA
Continuous current through V _{CC} or GND	$\dots \dots $
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2):	: DB package 0.6 W
	DW package 1.6 W
	N package 1.3 W
	PW package 0.7 W
Storage temperature range, T _{stq}	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCAS543B - OCTOBER 1995 - REVISED JUNE 1996

recommended operating conditions (see Note 3)

			SN54A	SN54AC374		SN74AC374		
			MIN	MAX	MIN	MAX	UNIT	
Vсс	Supply voltage		2	6	2	6	V	
		V _{CC} = 3 V	2.1		2.1			
V_{IH}	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15		3.15		V	
		$V_{CC} = 5.5 \text{ V}$	3.85		3.85	MIN MAX 2 6 \ 2.1 3.15 3.85 0.9 1.35 1.65 0 VCC \ 0 VCC \ -12 -24 -24 12		
		V _{CC} = 3 V		0.9		0.9		
V_{IL}	Low-level input voltage	$V_{CC} = 4.5V$		1.35		1.35	V	
		$V_{CC} = 5.5 \text{ V}$		1.65		1.65		
٧ _I	Input voltage		0	VCC	0	VCC	V	
٧o	Output voltage		0	VCC	0	VCC	V	
		V _{CC} = 3 V		-12		-12		
IOH	High-level output current	V _{CC} = 4.5 V		-24		-24	mA	
		$V_{CC} = 5.5 \text{ V}$		-24		-24		
		V _{CC} = 3 V		12		12		
loL	Low-level output current	V _{CC} = 4.5 V		24		24	mA	
		V _{CC} = 5.5 V		24		24		
Δt/Δν	Input transition rise or fall rate		0	8	0	8	ns/V	
TA	Operating free-air temperature		- 55	125	-40	85	°C	

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	T,	T _A = 25°C			C374	SN74A	C374	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN		
		3 V	2.9			2.9		2.9		
	I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4		
Vou		5.5 V	5.4			5.4		5.4		٧
VOH	I _{OH} = -12 mA	3 V	2.56			2.4		2.46		V
	loυ - 24 mΔ	4.5 V	3.86			3.7		3.76		
	I _{OH} = -24 mA	5.5 V	4.86			4.7		4.76		
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1	
		4.5 V			0.1		0.1		0.1	
٧		5.5 V			0.1		0.1		0.1	V
VOL	I _{OL} = 12 mA	3 V			0.36		0.5		0.44	V
	la. 24 mA	4.5 V			0.36		0.5		0.44	
	I _{OL} = 24 mA	5.5 V			0.36		0.5		0.44	
Ц	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.25		±5		±2.5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80		40	μΑ
C _i	V _I = V _{CC} or GND	5 V		4.5						pF

SN54AC374, SN74AC374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS543B - OCTOBER 1995 - REVISED JUNE 1996

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		T _A = 25°C SN54AC374		SN74AC374		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, CLK high or low	5.5		6.5		6		ns
t _{su}	Setup time, data before CLK↑	5.5		6.5		6		ns
th	Hold time, data after CLK↑	1		1	Ī	1		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		T _A = 25°C SN54AC374		SN74A	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, CLK high or low	4		5		4.5		ns
t _{su}	Setup time, data before CLK↑	4		5		4.5		ns
th	Hold time, data after CLK↑	1.5		1.5		1.5		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	то	то то		4 = 25°C	;	SN54A	C374	SN74A	C374	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
f _{max}			60	110		60		60		MHz
^t PLH	CLK	CLK Q	3	11	13.5	3	16.5	1.5	15.5	200
^t PHL			2.5	10	12.5	3	15	2	14	ns
^t PZH	ŌĒ	Q	3	9.5	11.5	1	14	1.5	13	ns
^t PZL	T OE		3.5	9	11.5	1	14	1.5	13	115
^t PHZ	ŌĒ	Q	3	10.5	12.5	1	16	2	14.5	20
t _{PLZ}	OE		2	8	11.5	1	13	1	12.5	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	то	то		Վ = 25° C	;	SN54A	C374	SN74A	C374	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
f _{max}			100	155		95		100		MHz
^t PLH	CLK	ık Q	2.5	8	9.5	3	12	1.5	10.5	ne
^t PHL			2	7	9	3	11	1.5	10	ns
^t PZH	ŌĒ	Q	2	7	8.5	1.5	10	1	9.5	20
^t PZL] OE		2	6.5	8.5	1.5	10.5	1	9.5	ns
^t PHZ	ŌĒ	HZ OF O	2	8	11	1.5	12.5	2	12.5	ne
t _{PLZ}	OE .	Q	1.5	6.5	8.5	1.5	10.5	1	10	ns

operating characteristics, V_{CC} = 5 V, T_A = 25°C


PARAMETER			TEST CONDITIONS	TYP	UNIT
Ī	C _{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	40	pF



VOLTAGE WAVEFORMS

SCAS543B - OCTOBER 1995 - REVISED JUNE 1996

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

VOLTAGE WAVEFORMS

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq 2.5$ ns. $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated