- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (N) and Ceramic (J) DIPS

description


The 'AC10 contain three independent 3-input NAND gates. The devices perform the Boolean function $Y = \overline{A \cdot B \cdot C}$ or $Y = \overline{A} + \overline{B} + \overline{C}$ in positive logic.

The SN54AC10 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AC10 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE (each gate)

	INPUTS		OUTPUT
Α	В	С	Y
Н	Н	Н	L
L	X	Χ	н
Х	L	Χ	н
Х	X	L	н

SN54AC10 ... J OR W PACKAGE SN74AC10 ... D, DB, N, OR PW PACKAGE (TOP VIEW)




SN54AC10 ... FK PACKAGE (TOP VIEW)



NC - No internal connection


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, DB, J, N, PW, and W packages.

logic diagram, each gate (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, VO (see Note 1)		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)		±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})		±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		±50 mA
Continuous current through V _{CC} or GND		±200 mA
Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 2	?): D package	1.25 W
	DB package	0.5 W
	N package	1.1 W
	PW package	0.5 W
Storage temperature range, T _{stg}		\dots -65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions (see Note 3)

			SN54/	SN54AC10		.C10 SN74AC10		
			MIN	MAX	MIN	MIN MAX		
VCC	Supply voltage		2	6	2	6	V	
		V _{CC} = 3 V	2.1		2.1			
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15		3.15		V	
		V _{CC} = 5.5 V	3.85		3.85			
		V _{CC} = 3 V		0.9		0.9		
\vee_{IL}	Low-level input voltage	V _{CC} = 4.5 V		1.35		1.35	V	
		V _{CC} = 5.5 V		1.65		1.65		
٧ _I	Input voltage		0	VCC	0	VCC	V	
٧o	Output voltage		0	VCC	0	VCC	V	
		V _{CC} = 3 V		-12		-12		
loH	High-level output current	V _{CC} = 4.5 V		-24		-24	mA	
		V _{CC} = 5.5 V		-24		-24		
		V _{CC} = 3 V		12		12		
loL	Low-level output current	V _{CC} = 4.5 V		24		24	mA	
	V _{CC} = 5.5 V			24		24		
Δt/Δν	Input transition rise or fall rate		0	8	0	8	ns/V	
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



^{2.} The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	Т	A = 25°C	;	SN54AC10		SN74AC10		UNIT	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
		3 V	2.9	2.99		2.9		2.9			
	$I_{OH} = -50 \mu A$	4.5 V	4.4	4.99		4.4		4.4			
		5.5 V	5.4	5.49		5.4		5.4			
Vou	$I_{OH} = -12 \text{ mA}$	3 V	2.56			2.4		2.46		V	
VOH	I _{OH} = – 24 mA	4.5 V	3.86			3.7		3.76			
	10H = - 24 IIIA	5.5 V	4.86			4.7		4.76			
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85					
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85			
		3 V		0.002	0.1		0.1		0.1]	
	I _{OL} = 50 μA	4.5 V		0.001	0.1		0.1		0.1		
		5.5 V		0.001	0.1		0.1		0.1		
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	I _{OL} = 12 mA	3 V			0.36		0.5		0.44		
VOL	In 24 mA	4.5 V			0.36		0.5		0.44		
	I _{OL} = 24 mA	5.5 V			0.36		0.5		0.44		
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65				
	I _{OL} = 75 mA [†]	5.5 V							1.65		
lį	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ	
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2		80		20	μΑ	
C _i	$V_I = V_{CC}$ or GND	5 V		2.6						pF	

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V $\,\pm\,$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Т,	4 = 25°C	;	SN54	AC10	SN74	AC10	UNIT
PARAMETER	(INPUT) (OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
^t PLH	Any	v	1.5	6	9.5	1	11	1	10.5	no
^t PHL	Ally	ľ	1.5	5.5	8.5	1	10	1	10	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V $\,\pm\,$ 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	T,	4 = 25°C	;	SN54	AC10	SN74/	AC10	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONII
^t PLH	Any	V	1.5	4.5	7	1	8.5	1	8	20
^t PHL		1	1.5	4	6	1	7	1	6.5	ns

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	25	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50~\Omega$, $t_f \leq 2.5$ ns. $t_f \leq 2.5$ ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated