

SN74ALVC162827

20-BIT BUFFER/DRIVER

WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTPUTS

SCAS511 – JULY 1995

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Member of the Texas Instruments Widebus™ Family**
- **Typical V_{OLP} (Output Ground Bounce) $< 1\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHP} (Output V_{OH} Undershoot) $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Supports Unregulated Battery Operation Down to 2.7 V**
- **Output Ports Have Equivalent $26\text{-}\Omega$ Series Resistors, So No External Resistors Are Required**
- **Bus Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages**

description

This 20-bit noninverting buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation; it is tested at 2.5-V , 2.7-V , and 3.3-V V_{CC} .

The SN74ALVC162827 is composed of two 10-bit sections with separate output-enable signals. For either 10-bit buffer section, the two output-enable ($1\overline{OE}1$ and $1\overline{OE}2$ or $2\overline{OE}1$ and $2\overline{OE}2$) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer section are in the high-impedance state.

The SN74ALVC162827 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The outputs, which are designed to sink up to 12 mA , include $26\text{-}\Omega$ resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC162827 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)

$1\overline{OE}1$	1	56	$1\overline{OE}2$
1Y1	2	55	1A1
1Y2	3	54	1A2
GND	4	53	GND
1Y3	5	52	1A3
1Y4	6	51	1A4
V_{CC}	7	50	V_{CC}
1Y5	8	49	1A5
1Y6	9	48	1A6
1Y7	10	47	1A7
GND	11	46	GND
1Y8	12	45	1A8
1Y9	13	44	1A9
1Y10	14	43	1A10
2Y1	15	42	2A1
2Y2	16	41	2A2
2Y3	17	40	2A3
GND	18	39	GND
2Y4	19	38	2A4
2Y5	20	37	2A5
2Y6	21	36	2A6
V_{CC}	22	35	V_{CC}
2Y7	23	34	2A7
2Y8	24	33	2A8
GND	25	32	GND
2Y9	26	31	2A9
2Y10	27	30	2A10
$2\overline{OE}1$	28	29	$2\overline{OE}2$

PRODUCT PREVIEW



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1995, Texas Instruments Incorporated


SN74ALVC162827
20-BIT BUFFER/DRIVER
WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTPUTS

SCAS511 – JULY 1995


FUNCTION TABLE
(each 8-bit section)

INPUTS			OUTPUT Y
OE1	OE2	A	
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V		mA
		$V_{CC} = 2.7$ V	–8	
		$V_{CC} = 3$ V	–12	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V		mA
		$V_{CC} = 2.7$ V	8	
		$V_{CC} = 3$ V	12	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	–40	85	°C

NOTE 4: Unused or floating control pins must be held high or low.

SN74ALVC162827
20-BIT BUFFER/DRIVER
WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTPUTS

SCAS511 – JULY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{CC} [†]	T _A = −40°C to 85°C			UNIT
				MIN	TYP	MAX	
V _{OH}	I _{OH} = −100 μA		MIN to MAX	V _{CC} − 0.2			V
	I _{OH} = −4 mA	V _{IH} = 1.7 V	2.3 V				
		V _{IH} = 2 V	2.7 V	2.4			
	I _{OH} = −6 mA,	V _{IH} = 2 V	3 V	2.4			
	I _{OH} = −8 mA	V _{IH} = 1.7 V	2.3 V				
		V _{IH} = 2 V	2.7 V				
I _{OH} = −12 mA,		V _{IH} = 2 V	3 V				
V _{OL}	I _{OL} = 100 μA		MIN to MAX	0.2			V
	I _{OL} = 4 mA	V _{IL} = 0.7 V	2.3 V				
		V _{IL} = 0.8 V	2.7 V	0.4			
	I _{OL} = 6 mA,	V _{IL} = 0.8 V	3 V	0.55			
	I _{OL} = 8 mA	V _{IL} = 0.7 V	2.3 V				
		V _{IL} = 0.8 V	2.7 V				
I _{OL} = 12 mA,		V _{IL} = 0.8 V	3 V	0.55			
I _I	V _I = V _{CC} or GND		3.6 V	±5			μA
I _I (hold)	V _I = 0.7 V		2.3 V	45			μA
	V _I = 1.7 V			−45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V			−75			
I _{OZ} [‡]	V _O = V _{CC} or GND		3.6 V	±10			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V	40			μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} − 0.6 V, Other inputs at V _{CC} or GND			750			μA
C _i	V _I = V _{CC} or GND		3.3 V	3.5			pF
C _o	V _O = V _{CC} or GND		3.3 V				pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

‡ For I/O ports, the parameter I_{OZ} includes the input-leakage current.

switching characteristics over recommended operating free-air temperature range, $C_L = 50\ \text{pF}$ (unless otherwise noted) (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5\ \text{V} \pm 0.2\ \text{V}$		$V_{CC} = 2.7\ \text{V}$		$V_{CC} = 3.3\ \text{V} \pm 0.3\ \text{V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t_{pd}									ns
t_{en}									ns
t_{dis}									ns

operating characteristics, $T_A = 25^{\circ}\text{C}$

PARAMETER			TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
				TYP	TYP	
C _{pd}	Power dissipation capacitance	Outputs enabled	C _L = 50 pF, f = 10 MHz			pF
		Outputs disabled				







PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$



LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	4.6 V
t_{PHZ}/t_{PZH}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\text{ }\Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .





Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\text{ }\Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.