CDC913 PC MOTHERBOARD CLOCK GENERATOR WITH DUAL 1-TO-4 BUFFERS AND 3-STATE OUTPUTS SCAS502C – APRIL 1995 – REVISED MAY 1996

•	Generates Programmable CPU Clock Output (50 MHz, 60 MHz, or 66 MHz)	DB OR DW PACKAGE (TOP VIEW)				
•	Generates 33-MHz Clock for Asynchronous PCI	X1 [1 X2 [2	24 AVCC 23 REFCLK			
٠	One 14.318-MHz Reference Clock Output	AGND 3				
•	All Output Clock Frequencies Derived From a Single 14.31818-MHz Crystal Input	V _{CC} 4 1Y1 5	21 VCC 20 2Y1			
•	LVTTL-Compatible Inputs and Outputs	1Y2 🛛 6	19 2Y2			
•	Internal Loop Filters for Phase-Lock Loops Eliminate the Need for External Components	1Y3 [7 1Y4 [8 GND [9	18] 2Y3 17] 2Y4 16] GND			
•	Operates at 3.3-V V _{CC}	1A [] 10 CPUCLK [] 11	15 2A 14 PCICLK			
٠	Package Options Include Plastic Small-Outline (DW) and Shrink	SEL0 [12	13 SEL1			

description

Small-Outline (DB) Packages

The CDC913 is a high-performance clock generator with integrated dual 1-to-4 buffers, which simplifies clock system design for PC motherboards. The CDC913 consists of a crystal oscillator, two phase-locked loops (PLL), and two 1-to-4 buffers. The CDC913 generates all frequencies using a single 14.318-MHz crystal.

The CPUCLK output is programmable to one of three frequencies (50 MHz, 60 MHz, or 66 MHz) via the SEL0 and SEL1 inputs. PCICLK outputs a 33-MHz clock, independent of the CPUCLK frequency. REFCLK provides a buffered copy of the 14.318-MHz reference. The oscillator and PLLs in the CDC913 are bypassed when in the TEST mode, i.e., SEL1 = SEL0 = H. When in the TEST mode, a test clock can be driven over the X1 input and buffered out from the PCICLK, CPUCLK, and REFCLK outputs.

Outputs 1Yn and 2Yn are 3-state outputs and are enabled via \overline{OE} . When \overline{OE} is high, the outputs are in the high-impedance state. When \overline{OE} is low, the outputs are enabled.

Since the CDC913 is based on PLL circuitry, it requires a stabilization time to achieve phase lock of the PLL. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at the X1 input, and following any changes to the SELn inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

CDC913 PC MOTHERBOARD CLOCK GENERATOR WITH DUAL 1-TO-4 BUFFERS AND 3-STATE OUTPUTS SCAS502C – APRIL 1995 – REVISED MAY 1996

Function Tables

SEL0	SEL1	X1	CPUCLK	PCICLK REFCLK	
L	L	14.318 MHz	50 MHz	33 MHz	14.318 MHz
Н	L	14.318 MHz	60 MHz	33 MHz	14.318 MHz
L	н	14.318 MHz	66 MHz	33 MHz	14.318 MHz
Н	Н	TCLK†	TCLK [†]	TCLK [†]	TCLK [†]

[†] Test clock (TCLK) is driven over X1 when the CDC913 is in the TEST mode; i.e., SEL1 = SEL0 = \dot{H} .

OE	1A	2A	1Yn	2Yn
Н	Х	Х	Hi-Z	Hi-Z
L	L	L	L	L
L	L	Н	L	н
L	н	L	н	L
L	н	Н	н	н



functional block diagram





SCAS502C - APRIL 1995 - REVISED MAY 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} 0.5 V to 4.6 Input voltage range, V _I (see Note 1)0.5 V to 4.6	V
Voltage range applied to any output in the high state or power-off state, V_O 0.5 V to V_{CC} + 0.5	
Current into any output in the low state, I_O	зx
Input clamp current, I _{IK} (V _I < 0)	A
Output clamp current, I_{OK} ($V_O < 0$)	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DB package	Ν
DW package	Ν
Storage temperature range, T _{stg} 65°C to 150°	С

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book, literature number SCBD002.

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
VCC	Supply voltage		3.135	3.6	V
VIH	High-level input voltage		2		V
VIL	Low-level input voltage			0.8	V
٧I	Input voltage		0	VCC	V
		REFCLK		-12	
		PCICLK		-6	
ЮН	High-level output current	CPUCLK		-6	mA
		1Yn		-12	
		2Yn		-12	
		REFCLK		12	
		PCICLK		6	
IOL	Low-level output current	CPUCLK		6	mA
		1Yn		12	
		2Yn		12	
ТА	Operating free-air temperature		0	70	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCAS502C - APRIL 1995 - REVISED MAY 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			T _A = 25°C			MAINI	+			
PARAMETER				MIN	TYP [†] M	MAX	MIN	түр†	MAX	UNIT	
VIK	V _{CC} = 3.135 V,	lı = –18 mA				-1.2			-1.2	V	
		I _{OH} = -12 mA	REFCLK	2.5			2.4			V	
		I _{OH} = -6 mA	PCICLK	2.5			2.4				
VOH	V _{CC} = 3.135 V	I _{OH} = -6 mA	CPUCLK	2.5			2.4				
		I _{OH} = -12 mA	1Yn	2.5			2.4				
		I _{OH} = -12 mA	2Yn	2.5			2.4				
	V _{CC} = 3.135 V	I _{OL} = 12 mA	REFCLK			0.4			0.5	V	
		$I_{OL} = 6 \text{ mA}$	PCICLK			0.4			0.5		
VOL		I _{OL} = 6 mA	CPUCLK			0.4			0.5		
		I _{OL} = 12 mA	1Yn			0.4			0.5		
		I _{OL} = 12 mA	2Yn			0.4			0.5		
lj	V _{CC} = 3.6 V,	$V_{I} = V_{CC} \text{ or } GND$	•			±1			±1	μA	
I _{OZ}	V _{CC} = 3.6 V,	V _O = 3 V or 0				±1			±1	μA	
			Outputs high						1		
ICC	$V_{CC} = 3.6 V,$ $V_{I} = V_{CC} \text{ or GND}$	IO = 0,	Outputs low						1	mA	
			Outputs disabled						1	1	
Ci	V _I = 3.135 V or 0							6		pF	
Co	V _I = 3.135 V or 0							6		pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
Stabilization time‡	After SEL1, SEL0		5	
Stabilization time+	After power up		5	ms

[‡]Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at X1. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.



CDC913 PC MOTHERBOARD CLOCK GENERATOR WITH DUAL 1-TO-4 BUFFERS AND 3-STATE OUTPUTS SCAS502C - APRIL 1995 - REVISED MAY 1996

switching characteristics (see Figures 1 and 2)

PARAMETER	FROM		то (оитрит)		c = 3.3 V, a = 25°C	V _{CC} = 3.135 V T _A = 0°C to	UNIT		
	(INPUT)	(00)			TYP MAX	MIN	MAX		
1	1A	1`	Yn	1.5	3.5	1.2	3.8		
^t PLH	2A	2`	Yn	1.5	3.5	1.2	3.8	ns	
	1A	1`	Yn	1.5	3.5	1.2	3.8		
^t PHL	2A	2`	Yn	1.5	3.5	1.2	3.8	ns	
tamu	OE	1`	Yn	2.5	7	2	7.5		
^t PZH	ÛE	2`	Yn	2.5	7	2	7.5	ns	
^t PZL	OE		Yn	2.5	7	2	7.5	ns	
ΨZL	UE		Yn	2.5	7	2	7.5	110	
^t PHZ	ŌĒ		Yn	2.5	7	2	7.5	ns	
1112	02		Yn	2.5	7	2	7.5		
^t PLZ	OE		Yn	2.5 2.5	7	2	7.5	ns	
			2Yn		7	2	7.5		
			Yn		350		350	ps	
^t sk(o)			Ýn		350		350		
			y Y		500		500		
^t sk(p)			nd 2Yn		1		1	ns	
Jitter _(pk-pk) †			CPUCLK				±250	ps	
(propro)		PCI	CLK				±350	۲ ۳	
		PCICLK				30			
			SEL0 = L, SEL1 = L			20			
^t c(period) [†]		CPUCLK	SEL0 = H, SEL1 = L			16.7		ns	
			SEL0 = L, SEL1 = H			15			
		CPL	CPUCLK			45%	55%		
Duty cycle [†]		PCI	CLK			45%	55%		
tr‡							2	ns	
t _f ‡							2	ns	

[†] Specifications are applicable only after the PLL stabilization time has elapsed.
[‡] Rise and fall times are characterized using the load circuits shown in Figure 1.



SCAS502C - APRIL 1995 - REVISED MAY 1996



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



SCAS502C - APRIL 1995 - REVISED MAY 1996



Figure 2. Waveforms for Calculation of $t_{sk(o)}$ and $t_{sk(p)}$



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated