	WITH CLEAR SCAS497 – D3442, MARCH 1990 – REVISED APRIL 1993
 Applications Include: Buffer/Storage Registers Shift Registers 	DW OR NT PACKAGE (TOP VIEW)
Pattern Generators	1Q[] 1 U 24]] CLR 2Q[] 2 23]] 1D
 Flow-Through Architecture to Optimize PCB Layout 	3Q[] 3 22]] 2D 4Q[] 4 21]] 3D
Multiple Center-Pin V _{CC} and GND Configurations to Minimize Ulab Speed	GND 5 20 4D
Configurations to Minimize High-Speed Switching Noise	GND[] 6 19[] V _{CC} GND[] 7 18[] V _{CC}
EPIC [™] (Enhanced-Performance Implanted CMOC) 4 m Presses	GND [] 8 17 [] 5 D
CMOS) 1-µm Process ● 500-mA Typical Latch-Up Immunity	5Q[] 9 16[] 6D 6Q[] 10 15[] 7D
at 125°C	7Q [] 11 14 [] 8D
 Package Options Include Plastic Small-Outline Packages and Standard 	8Q[12 13]] CLK

description

Plastic 300-mil DIPs


These positive-edge-triggered flip-flops implement D-type flip-flop logic with a direct clear input.

Data at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

The 74AC11273 is characterized for operation from – 40°C to 85°C.

	FUNCTION TABLE								
	INPUTS	OUTPUT							
CLR	CLK	D	Q						
L	Х	Х	L						
н	\uparrow	н	н						
н	\uparrow	L	L						
н	L	Х	Q ₀						

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




74AC11273

OCTAL D-TYPE FLIP-FLOP

74AC11273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR

SCAS497 - D3442, MARCH 1990 - REVISED APRIL 1993

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	± 50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	$\dots \dots \pm 50 \text{ mA}$
Continuous current through V _{CC} or GND	± 200 mA
Storage temperature range	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		3	5	5.5	V
		V _{CC} = 3 V	2.1			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			V
		V _{CC} = 5.5 V	3.85			
		V _{CC} = 3 V			0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$			1.35	V
		V _{CC} = 5.5 V			1.65	
VI	Input voltage		0		VCC	V
VO	Output voltage		0		VCC	V
		V _{CC} = 3 V			- 4	
IОН	High-level output current	$V_{CC} = 4.5 V$			- 24	mA
		V _{CC} = 5.5 V			-24	
		V _{CC} = 3 V			12	
IOL	Low-level output current	V _{CC} = 4.5 V			24	mA
	Low-level output current	V _{CC} = 5.5 V			24	
$\Delta t / \Delta v$	Input transition rise or fall rate		0		10	ns/V
Т _А	Operating free-air temperature		- 40		85	°C



74AC11273 OCTAL D-TYPE FLIP-FLOP

WITH CLEAR SCAS497 – D3442, MARCH 1990 – REVISED APRIL 1993

DADAMETED	TEST CONDITIONS V _C	N	T _A = 25°C			RAINI		LINUT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX 	UNIT
		3 V	2.9			2.9		
	I _{OH} = - 50 μA	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		
V _{OH} I _{OH} = I _{OH} =	10.1 - 24 mA	4.5 V	3.94			3.8		V
	I _{OH} = - 24 mA	5.5 V	4.94			4.8		
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V						
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
		3 V			0.1		0.1	
	I _{OL} = 50 μA	4.5 V			0.1		0.1	
		5.5 V			0.1		0.1	
	I _{OL} = 12 mA	3 V			0.36		0.44	
V _{OL}	$DL = 50 \ \mu\text{A}$ $\frac{3 \ V}{4.5 \ V}$ $\frac{10 \ 12 \ \text{mA}}{5.5 \ V}$ $\frac{10 \ 12 \ \text{mA}}{10 \ 12 \ \text{mA}}$ $\frac{10 \ 12 \ \text{mA}}{10 \ 12 \ \text{mA}}$ $\frac{10 \ 12 \ \text{mA}}{10 \ 12 \ \text{mA}}$	0.44	V					
	OL = 24 MA	5.5 V			0.36		0.44	
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V						
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
Ц	$V_I = V_{CC}$ or GND	5.5 V			± 0.1		± 1	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			8		80	μA
Ci	V _I = V _{CC} or GND	5 V		4				pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	MIN 0 6 9.1	МАХ	UNIT
			MIN	MAX		IVIAA	UNIT
fclock	Clock frequency		0	55	0	55	MHz
	t _w Pulse duration	CLR low	6		6		
١w		CLK high or low	9.1		9.1		ns
	t _{SU} Setup time before CLK [↑]	Data	7.5		7.5		
۲su		CLR inactive	6		6		ns
t _h	Hold time, data after CLK^\uparrow		0		0		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			Тд =	25°C	MIN	МАХ	UNIT
			MIN	MAX			UNIT
fclock	Clock frequency		0	80	0	80	MHz
t Dulso duration	CLR low	5		5			
١w	t _w Pulse duration	CLK high or low	6.3		6.3		ns
	t _{SU} Setup time before CLK [↑]	Data	5		5		
ısu		CLR inactive	4.5		4.5		ns
th	Hold time, data after $CLK\uparrow$		0		0		ns



switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Т	ן = 25°C	;	MIN	МАХ	UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX		WAA	UNIT
fmax			55			55		MHz
^t PHL	CLR	Any Q	5.2	14.3	16.5	5.2	18.4	ns
^t PLH		Any O	4.2	12.1	14.3	4.2	16.5	
^t PHL	CLK	Any Q	5.5	14.5	16.7	5.5	18.6	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Т	ן = 25°C	;	MIN	МАХ	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX		IVIAA	UNIT
fmax			80			80		MHz
^t PHL	CLR	Any Q	4.3	9.2	10.9	4.3	12.3	ns
^t PLH	CLK	Any O	3.5	7.7	9.3	3.5	10.7	
^t PHL	ULK	Any Q	4.5	9.3	11	4.5	12.4	ns

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	$C_L = 50 \text{ pF}, \qquad f = 1 \text{ MHz}$	80	pF



74AC11273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR SCAS497 – D3442, MARCH 1990 – REVISED APRIL 1993

From Output **Under Test** tw Vcc C_L = 50 pF **500** Ω Ş (see Note A) 50% Input 50% 0 V **VOLTAGE WAVEFORMS** LOAD CIRCUIT Vcc Input 50% 50% (see Note B) 0 V Vcc **Timing Input** ^tPLH ^tPHL 50% (see Note B) - Vон 0 V In-Phase 50% V_{CC} th 50% V_{CC} Output VOL t_{su} Vcc ^tPLH 50% 50% tPHL -Data Input 0 V ۷он **Out-of-Phase** 50% V_{CC} 50% V_{CC} Output VOL **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS**

PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.

C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated