74ACT11656 OCTAL BUFFER/LINE DRIVER WITH PARITY CHECKER/GENERATOR AND 3-STATE OUTPUTS SCAS460A – DECEMBER 1994 – REVISED APRIL 1996

 Inputs Are TTL-Voltage Compatible Combines '244 and '280 Functions In One Backage 		CKAGE VIEW)
One Package	Y1 🛚 1	28 0E1
 Flow-Through Architecture Optimizes 	Y2 22	27 0E2
PCB Layout	Y3 [3	26 OE3
 Center-Pin V_{CC} and GND Configurations 	Y4 🛮 4	25 🛛 A1
Minimize High-Speed Switching Noise	Y5 🛮 5	24 🛛 A2
● EPIC [™] (Enhanced-Performance Implanted	GND 🛿 6	23 🛛 A3
CMOS) 1-µm Process	GND [7	22 🛛 V _{CC}
 500-mA Typical Latch-Up Immunity at 	GND 🛿 8	21 🛛 V _{CC}
125°C	GND 🛿 9	20 🛛 A4
	Y6 [10	19 🛛 A5
description	Y7 🚺 11	18 🛛 A6
•	Y8 🛿 12	17 🛛 A7
The 74ACT11656 contains eight noninverting	ΣE 🛛 13	16 🛛 A8
buffers with 3-state outputs and a 9-bit parity	ΣO 🚺 14	15 🛛 PI
generator/checker. The device is intended for bus-oriented applications.	L]

When data is transmitted, the parity input (PI) terminal is configured as an input and combined with the A-input data to generate a flag on either parity output (ΣE or ΣO) terminal, depending on the number of inputs that are high.

The output-enable (OE1, OE2, and OE3) inputs can be used to disable the device so that the buses are effectively isolated.

The 74ACT11656 is characterized for operation from -40°C to 85°C.

FUNCTION TABLES								
	INPUTS							
OE1	OE2	OE3	Α	Y				
L	L	L	L	L				
L	L	L	Н	Н				
н	Х	х	Х	Z				
Х	Н	х	Х	Z				
Х	Х	Н	Х	Z				

NO. OF INPUTS HIGH (PI, A1-A8)	PARITY OUTPUTS			
	ΣΕ	ΣΟ		
EVEN 0, 2, 4, 6, 8	Н	L		
ODD 1, 3, 5, 7, 9	L	н		
Any $\overline{OE} = high$	Z	Z		



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

74ACT11656 **OCTAL BUFFER/LINE DRIVER** WITH PARITY CHECKER/GENERATOR AND 3-STATE OUTPUTS SCAS460A – DECEMBER 1994 – REVISED APRIL 1996

logic symbol[†]

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	<u>13</u> ΣE <u>14</u> Σ0
A1 25 Z5 4 7	1 Y1
A2 <u>24</u> Z6	2 Y2
A3 23 Z7	3 Y3
20	4
A4 Z8	——— Y4 5
A5 Z9	10 Y5
A6 Z10	11 Y6
A7 Z11	—— Y7
A8 Z12	<u> 12 </u> Y8

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)





74ACT11656 OCTAL BUFFER/LINE DRIVER WITH PARITY CHECKER/GENERATOR AND 3-STATE OUTPUTS

SCAS460A – DECEMBER 1994 – REVISED APRIL 1996

absolute maximum rating over operating free-air temperature range (unless otherwise noted)[†]

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
VI	Input voltage	0		VCC	V
VO	Output voltage	0		VCC	V
ЮН	High-level output current			-24	mA
IOL	Low-level output current			24	mA
$\Delta t / \Delta V$	Input transition rise or fall rate	0		10	ns/V
Т _А	Operating free-air temperature	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



74ACT11656 OCTAL BUFFER/LINE DRIVER WITH PARITY CHECKER/GENERATOR AND 3-STATE OUTPUTS

SCAS460A - DECEMBER 1994 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	Тд		T _A = 25°C		MAX	
PARAMETER	TEST CONDITIONS	Vcc	MIN	MIN TYP MAX	MAX	MIN	MAX	UNIT
	1au 50 m	4.5 V	4.4			4.4		
	IOH = -50 μA	5.5 V	5.4			5.4		
Vон		4.5 V	3.94			3.8		V
	I _{OH} = -24 mA	5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	1 FO #A	4.5 V			0.1		0.1	
	I _{OL} = 50 μA	5.5 V			0.1			
VOL	I _{OL} = 24 mA	4.5 V			0.36		0.44	V
		5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
lj	$V_I = V_{CC} \text{ or } GND$	5.5 V			±0.1		±1	μA
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±5	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			8		80	μA
ΔI_{CC}^{\ddagger}	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			0.9		1	mA
Ci	$V_I = V_{CC} \text{ or } GND$	5 V		4.5				pF
Co	$V_{O} = V_{CC}$ or GND	5 V		10				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡]This is the increase in supply for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Т	₄ = 25°C	;	MIN	МАХ	мах	UNIT
FARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIN		UNIT	
^t PLH	A	v	3.2	5.9	7.5	3.2	8.4	ns	
^t PHL	A	Ι	2.5	5.9	8.3	2.5	9.5	115	
^t PLH	А	ΣΕ, ΣΟ	3.5	8.1	10.7	3.5	12	ns	
^t PHL		2L, 20	3.9	8.7	11.4	3.9	13.2	115	
^t PZH	OE	v	2.5	6.6	9.6	2.5	11.2		
^t PZL	OE	Ι	3.8	8.3	12.1	3.8	14.6	ns	
^t PHZ	ŌĒ	V	4.9	7.8	10	4.9	10.9	ns	
^t PLZ		1	5.1	7.6	9.2	5.1	9.9	115	

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER		TEST CONDITIONS		TYP	UNIT	
	C Dower dissipation consultance per huffer	Power dissipation conscitance per buffer	Outputs enabled	C. 50 pF	6 4 MIL	70	~ F
C _{pd} I	Power dissipation capacitance per buffer	Outputs disabled	C _L = 50 pF,	f = 1 MHz	22	pF	



74ACT11656 OCTAL BUFFER/LINE DRIVER WITH PARITY CHECKER/GENERATOR AND 3-STATE OUTPUTS

SCAS460A – DECEMBER 1994 – REVISED APRIL 1996



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.





IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated