CDC9841 PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS

	5
SCAS458D – DECEMBER 1994 – REVISED APRIL 19	996

•	Four CPU Clock Outputs With Programmable Frequency (50 MHz, 60 MHz, and 66 MHz)		DW PACKAGE (TOP VIEW)		
•	Six Clock Outputs at Half-CPU Frequency	V _{CC} [1 X1 [2	28 REF0 27 REF1		
	for PCI	X1U ² X2[]3	26 V _{CC}		
•	One 24-MHz Clock Output	GND 4	25 CLK12		
٠	One 12-MHz Clock Output	OE 🛛 5	24] CLK24		
٠	Two 14.318-MHz Reference Outputs	PCLK0	23 🛛 GND		
•	All Output Clock Frequencies Derived From	PCLK1	22 BCLK2		
	a Single 14.31818-MHz Crystal Input	V _{CC} 8	21 BCLK3		
•	LVTTL-Compatible Inputs and Outputs	PCLK2	20 V _{CC}		
•	Internal Loop Filters for Phase-Lock Loops	PCLK3 10	19 BCLK4		
•	Eliminate the Need for External	GND 11	18 BCLK5		
	Components	SEL1 12	17 GND 16 BCLK1		
•	Operates at 3.3 V _{CC}	SEL0 [13	15 BCLKI		
•		V _{CC} L ¹⁴	15 BCLKU		
•	Distributed V _{CC} and Ground Pins Reduce Switching Noise				

Packaged in Plastic Small-Outline Package

description

The CDC9841 is a high-performance clock synthesizer/driver that generates all required clock signals necessary for a high-performance PC motherboard. The four central processing unit (CPU) clock outputs (PCLKn) are programmable to one of three frequencies (50 MHz, 60 MHz, or 66 MHz) via the SEL0 and SEL1 control inputs. The six peripheral-component-interconnect (PCI) clock outputs (BCLKn) are half the frequency of PCLKn and are delayed 1 ns to 4 ns from the rising edge of the CPU clock. In addition, the four fixed-frequency outputs provide a 24-MHz clock (CLK24), a 12-MHz clock (CLK12), and two buffered copies of the 14.318-MHz input reference (REF0, REF1).

The CDC9841 generates all output frequencies from a 14.31818-MHz crystal input. A reference clock can be provided at X1 instead of a crystal input.

Two phase-lock loops (PLLs) generate the CPU clock frequency and the 24-MHz clock frequency. On-chip loop filters and internal feedback eliminate the need for external components. The PCI and 12-MHz clock frequencies are derived from the base CPU and 24-MHz clock frequencies, respectively. The PLL circuit can be bypassed in the TEST mode (i.e., SEL0 = SEL1 = H) to distribute a test clock provided at the X1 input. Because the CDC9841 is based on PLL circuitry, it requires a stabilization time to achieve phase lock of the PLL. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at the X1 input, as well as following any changes to the SELn inputs.

PCLKn and BCLKn provide low-skew/low-jitter clock signals for reliable clock operation. All outputs are 3 state and are enabled via OE.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated


CDC9841 PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS SCAS458D – DECEMBER 1994 – REVISED APRIL 1996

FUNCTION TABLE								
OE	SEL0	SEL1	X1	PCLKn	BCLKn	REFn	CLK24	CLK12
L	Х	Х	14.31818 MHz	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
н	L	L	14.31818 MHz	50 MHz	25 MHz	14.318 MHz	24 MHz	12 MHz
н	L	Н	14.31818 MHz	60 MHz	30 MHz	14.318 MHz	24 MHz	12 MHz
н	Н	L	14.31818 MHz	66 MHz	33 MHz	14.318 MHz	24 MHz	12 MHz
н	Н	Н	TCLK [†]	TCLK/2	TCLK/4	TCLK	TCLK/4	TCLK/8

[†] TCLK is a test clock input at the X1 input during test mode.



functional block diagram





CDC9841 PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS

SCAS458D - DECEMBER 1994 - REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
$ \begin{array}{l} V_O \mbox{ (see Note 1)} \\ Current into any output in the low state, I_O \\ Input clamp current, I_{IK} \mbox{ (V}_I < 0) \\ Output clamp current, I_{OK} \mbox{ (V}_O < 0) \\ Maximum power dissipation at T_A = 55^{\circ}C \mbox{ (in still air) (see Note 2)} \\ Storage temperature range, T_{stg} \\ \end{array} $	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
VCC	Supply voltage	oly voltage			V
VIH	High-level input voltage		2		V
VIL	Low-level input voltage			0.8	V
VI	Input voltage		0	VCC	V
		REF0		-12	
		REF1		-8	
ЮН		PCLKn		-6	mA
		BCLKn		-12	
		CLK24, CLK12		-4	
		REF0		12	
		REF1		8	
IOL	Low-level output current PCLKn	PCLKn		6	mA
		BCLKn		12	
	CLK24, CLK12			4	
TA	Operating free-air temperature		0	70	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



CDC9841 PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS

SCAS458D - DECEMBER 1994 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	5	MIN	MAX	UNIT
VIK	V _{CC} = 3.135 V,	lı = –18 mA			-1.2	V
		I _{OH} = -12 mA	REF0	2.5		
		$I_{OH} = -8 \text{ mA}$	REF1	2.5		
VOH	V _{CC} = 3.135 V	$I_{OH} = -6 \text{ mA}$	PCLKn	2.5		V
		$I_{OH} = -12 \text{ mA}$	BCLKn	2.5		
		$I_{OH} = -4 \text{ mA}$	CLK24, CLK12	2.5		
		I _{OL} = 12 mA	REF0		0.4	
	V _{CC} = 3.135 V	I _{OL} = 8 mA	REF1		0.4	
V _{OL}		IOL = 6 mA	PCLKn		0.4	V
		I _{OL} = 12 mA	BCLKn		0.4	
		$I_{OL} = 4 \text{ mA}$	CLK24, CLK12		0.4	
lj	V _{CC} = 3.6 V,	VI = V _{CC} or GND			±1	μA
I _{OZ}	V _{CC} = 3.6 V,	$V_{O} = V_{CC}$ or GND			±10	μA
1	V _{CC} = 3.6 V,	IO = 0,	Outputs enabled [†]		50	4
ICC	$V_I = V_{CC}$ or GND	•	Outputs disabled		1	mA
Ci	$V_I = V_{CC}$ or GND					pF
Co	$V_{O} = V_{CC} \text{ or } GND$					pF
Cpd	V _I = 3 V or 0					pF

[†] Device in normal operating mode with no load on outputs

timing requirements over recommended ranges of supply voltage and operating free-air temperature

	MIN	MAX	UNIT
After SEL1, SEL0		5	
After OE↑		5	ms
After power up		5	
	After OE↑	After SEL1, SEL0 After OE↑	After SEL1, SEL0 5 After OE↑ 5

[‡] Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. In order for phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at X1. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.



CDC9841 PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS SCAS458D – DECEMBER 1994 – REVISED APRIL 1996

switching characteristics (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	ТО (OUTPUT)		V _{CC} = 3 to 3. T _A = 0°C	6 V,	UNIT
		(001101)			MAX	
· +		PCLKn (CL :	= 20 pF)		200	
^t skew [†]		BCLKn (CL :	= 30 pF)		400	ps
Offset [†]	PCLKn ($C_L = 20 \text{ pF}$)	BCLKn (CL =	= 30 pF)	1	4	ns
		PCLKn (CL =	= 20 pF)		±250	
Jitter [†]		BCLKn (CL =	BCLKn ($C_L = 30 \text{ pF}$)		±350	ps
Duty cycle [†]		Any output		45%	55%	
			SEL0 = L, SEL1 = L	20		
		PCLKn ($C_L = 20 \text{ pF}$)	SEL0 = L, SEL1 = H	16.7		
			SEL0 = H, SEL1 = L	15		ns
t _c		BCLKn (C _L = 30 pF)	SEL0 = L, SEL1 = L	40		115
			SEL0 = L, SEL1 = H	33.3		
			SEL0 = H, SEL1 = L	30		
_{tr} †‡		PCLKn (C _L = 20 pF), BCLKn (C _L = 30 pF)			2	ns
tf†‡		PCLKn (C _L = 20 pF), B		2	ns	


[†] Specifications are applicable only after the PLL stabilization time has elapsed.

[‡]Rise and fall times are characterized using the load circuits shown in Figure 1.



CDC9841 PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS SCAS458D – DECEMBER 1994 – REVISED APRIL 1996

PARAMETER MEASUREMENT INFORMATION CLOCK DRIVER CIRCUITS



NOTES: A. C_L includes probe and jig capacitance.

B. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms VOH 1.5 V **CPU Clock** GND (PCLK) ۷он 1.5 V **CPU Clock** GND (PCLK) skew PCLK-to-PCLK Skew • Vон 1.5 V **PCI Clock** – GND (BCLK) ۷он 1.5 V **PCI Clock** GND (BCLK) skew BCLK-to-BCLK Skew VOH 1.5 V **CPU Clock** GND (PCLK) ۷он 1.5 V PCI Clock GND (BCLK) offset offset

PCLK-to-BCLK Offset

Figure 2. Waveforms for Calculation of tskew and Offset



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated