SN54ACT245, SN74ACT245 **OCTAL BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS

SCAS452C - SEPTEMBER 1994 - REVISED APRIL 1996

Inputs Are TTL-Voltage Compatible

● EPIC[™] (Enhanced-Performance Implanted CMOS) 1-µm Process

Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and DIP (N), Ceramic Chip Carriers (FK), Flat (W), and DIP (J) Packages

description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.


When the output-enable (\overline{OE}) is low, the device passes noninverted data from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction control (DIR) input. A high on OE disables the device so that the buses are effectively isolated.

The SN54ACT245 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ACT245 is characterized for operation from -40°C to 85°C.

SN54ACT245 J OR W PACKAGE
SN74ACT245 DB, DW, N, OR PW PACKAGE
(TOP VIEW)

	•						
DIR A1 A2 A3 A4 A5 A6 A7 A8		1 2 3 4 5 6 7 8 9	σ	20 19 18 17 16 15 14 13 12		V _{CC} OE B1 B2 B3 B4 B5 B6 B7	
A8 GND	H.	9 10		12 11	þ	B7 B8	

SN54ACT245 ... FK PACKAGE (TOP VIEW)



FUNCTION TABLE

Γ	INP	UTS						
	OE	DIR	OPERATION					
Γ	L	L	B data to A bus					
	L	Н	A data to B bus					
L	Н	Х	Isolation					



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SN54ACT245, SN74ACT245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS452C - SEPTEMBER 1994 - REVISED APRIL 1996

logic symbol[†]



logic diagram (positive logic)



To Seven Other Channels

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

	$\begin{array}{cccc} -0.5 \mbox{ V to } \mbox{V}_{CC} + 0.5 \mbox{ V} \\ -0.5 \mbox{ V to } \mbox{V}_{CC} + 0.5 \mbox{ V} \\ \pm 20 \mbox{ mA} \\ \pm 20 \mbox{ mA} \\ \pm 50 \mbox{ mA} \\ \pm 200 \mbox{ mA} \\ \end{array}$
Storage temperature range, T _{stg}	

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.



recommended operating conditions (see Note 3)

		SN54ACT245		SN74A	UNIT	
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
Vo	Output voltage	0	VCC	0	VCC	V
IOH	High-level output current		-24		-24	mA
IOL	Low-level output current		24		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	8	0	8	ns/V
Т _А	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	N	T _A = 25°C		SN54ACT245		245 SN74ACT245		UNIT		
PA	RAMEIER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MIN MAX		
		1	4.5 V	4.4	4.49		4.4		4.4			
		I _{OH} = – 50 μA	5.5 V	5.4	5.49		5.4		5.4			
		1 24 mA	4.5 V	3.88			3.7		3.76		V	
Vон		I _{OH} = – 24 mA	5.5 V	4.86			4.7		4.76		v	
		$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85					
		I _{OH} = -75 mA [†]	5.5 V						3.85			
			4.5 V		0.001	0.1		0.1		0.1	.1	
		I _{OL} = 50 μA	5.5 V		0.001	0.1		0.1		0.1		
		I _{OL} = 24 mA	4.5 V			0.36		0.5		0.44	v	
VOL			5.5 V			0.36		0.5		0.44		
		I _{OL} = 50 mA [†]	5.5 V					1.65				
		I _{OL} = 75 mA [†]	5.5 V							1.65		
I _{OZ}	A or B ports‡	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±10		±5	μΑ	
Ц	OE or DIR	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μA	
ICC		$V_{I} = V_{CC} \text{ or } GND, I_{O} = 0$	5.5 V			4		80		40	μA	
∆ICC	ާ	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V			0.6		1.6		1.5	mA	
Ci		$V_{I} = V_{CC}$ or GND	5 V		4.5						pF	
Cio		$V_{O} = V_{CC}$ or GND	5 V		15						pF	

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.



SN54ACT245, SN74ACT245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCAS452C - SEPTEMBER 1994 - REVISED APRIL 1996

recommended operating switching characteristics over free-air temperature range, V_{CC} = 5 $\overline{V} \pm 0.5$ V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T	ן = 25°C	;	SN54A	CT245	SN74A	CT245	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	A or B	B or A	1	4	7.5	1	9	1.5	8	ns
^t PHL		BUIA	1	4	8	1	10	1	9	115
^t PZH	ŌĒ	A or B	1	5	10	1	12	1.5	11	20
^t PZL		AUB	1	5.5	10	1	13	1.5	12	ns
^t PHZ	OE	A or B	1	5.5	10	1	12	1	11	20
^t PLZ	ÛE	AOLP	1	5	10	1	12	1.5	11	ns

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance per transceiver	$C_L = 50 \text{ pF}, \text{ f} = 1 \text{ MHz}$	45	pF



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated