SCAS450 - MARCH 1987 - REVISED APRIL 1993

- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC[™] (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- ESD Protection Exceeds 2000 V, MIL STD-883C Method 3015
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description

These devices contain two independent $J-\overline{K}$ positive-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and \overline{K} inputs meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and \overline{K} inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding \overline{K} and tying J high. They also can perform as D-type flip-flops by tying the J and \overline{K} inputs together.





NC - No internal connection

The 54AC11109 is characterized for operation over the full military temperature range of -55° C to 125°C. The 74AC11109 is characterized for operation from -40° C to 85°C.

| | | | ach gat | | | | | |
|-----|-----|------------|---------|---|----------------|------------------|--|--|
| | | INPUTS | | | OUTPUTS | | | |
| PRE | CLR | CLK | J | ĸ | q | Q | | |
| L | Н | Х | Х | Х | Н | L | | |
| н | L | Х | Х | х | L | н | | |
| L | L | х | Х | х | H‡ | н† | | |
| н | н | \uparrow | L | L | L | н | | |
| н | Н | \uparrow | н | L | Тор | gle | | |
| н | Н | \uparrow | L | н | Q ₀ | \overline{Q}_0 | | |
| н | н | \uparrow | н | Н | н | L | | |
| н | Н | L | Х | х | Q ₀ | \overline{Q}_0 | | |

[†] This configuration is nonstable; that is, it will not persist when either PRE or CLR returns to its inactive (high) level.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1993, Texas Instruments Incorporated

SCAS450 - MARCH 1987 - REVISED APRIL 1993

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

| Supply voltage range, V _{CC} | 0.5 V to 7 V |
|--|---|
| Input voltage range, VI (see Note 1) | $\dots \dots \dots \dots \dots -0.5 \text{ V to V}_{\text{CC}} + 0.5 \text{ V}$ |
| Output voltage range, V _O (see Note 1) | $\dots \dots \dots \dots -0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$ |
| Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC}) | ±20 mA |
| Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) | ±50 mA |
| Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$ | ±50 mA |
| Continuous current through V _{CC} or GND | ±100 mA |
| Storage temperature range | −65°C to 150°C |

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



SCAS450 - MARCH 1987 - REVISED APRIL 1993

recommended operating conditions

| | | | 54 | 54AC11109 | | 74 | AC1110 | 9 | LINUT |
|---------------------|------------------------------------|-------------------------|------|-----------|------|------|--------|------|-------|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| V _{CC} | Supply voltage | | 3 | 5 | 5.5 | 3 | 5 | 5.5 | V |
| | | $V_{CC} = 3 V$ | 2.1 | | | 2.1 | | | |
| VIH | High-level input voltage | V _{CC} = 4.5 V | 3.15 | | | 3.15 | | | V |
| | | V _{CC} = 5.5 V | 3.85 | | | 3.85 | | | |
| | | V _{CC} = 3 V | | | 0.9 | | | 0.9 | |
| VIL | Low-level input voltage | V _{CC} = 4.5 V | | | 1.35 | | | 1.35 | V |
| | | V _{CC} = 5.5 V | | | 1.65 | | | 1.65 | |
| VI | Input voltage | | 0 | | VCC | 0 | | VCC | V |
| VO | Output voltage | | 0 | | VCC | 0 | | VCC | V |
| | | V _{CC} = 3 V | | | -4 | | | -4 | |
| ЮН | High-level output current | $V_{CC} = 4.5 V$ | | | -24 | | | -24 | mA |
| | | V _{CC} = 5.5 V | | | -24 | | | -24 | |
| | | V _{CC} = 3 V | | | 12 | | | 12 | |
| IOL | Low-level output current | V _{CC} = 4.5 V | | | 24 | | | 24 | mA |
| | | V _{CC} = 5.5 V | | | 24 | | | 24 | |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | | 0 | | 10 | 0 | | 10 | ns/V |
| Т _А | Operating free-air temperature | | -55 | | 125 | -40 | | 85 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | TEST CONDITIONS | Vaa | Т | ₄ = 25°C | ; | 54AC | 11109 | 74AC1 | 1109 | UNIT |
|-----------|--|-------|------|-----------------|------|------|-------|-------|------|------|
| PARAMETER | TEST CONDITIONS | Vcc | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| | | 3 V | 2.9 | | | 2.9 | | 2.9 | | |
| | I _{OH} = - 50 μA | 4.5 V | 4.4 | | | 4.4 | | 4.4 | | |
| | | 5.5 V | 5.4 | | | 5.4 | | 5.4 | | |
| Vou | $I_{OH} = -4 \text{ mA}$ | 3 V | 2.58 | | | 2.4 | | 2.48 | | V |
| ∨он | | 4.5 V | 3.94 | | | 3.7 | | 3.8 | | v |
| | I _{OH} = – 24 mA | 5.5 V | 4.94 | | | 4.7 | | 4.8 | | |
| | $I_{OH} = -50 \text{ mA}^{\dagger}$ | 5.5 V | | | | 3.85 | | | | |
| | $I_{OH} = -75 \text{ mA}^{\dagger}$ | 5.5 V | | | | | | 3.85 | | |
| | | 3 V | | | 0.1 | | 0.1 | | 0.1 | |
| | I _{OL} = 50 μA | 4.5 V | | | 0.1 | | 0.1 | | 0.1 | |
| | | 5.5 V | | | 0.1 | | 0.1 | | 0.1 | |
| VOL | I _{OL} = 12 mA | 3 V | | | 0.36 | | 0.5 | | 0.44 | V |
| VOL | I _{OL} = 24 mA | 4.5 V | | | 0.36 | | 0.5 | | 0.44 | v |
| | IOL = 24 IIIA | 5.5 V | | | 0.36 | | 0.5 | | 0.44 | |
| | $I_{OL} = 50 \text{ mA}^{\dagger}$ | 5.5 V | | | | | 1.65 | | | |
| | $I_{OL} = 75 \text{ mA}^{\dagger}$ | 5.5 V | | | | | | | 1.65 | |
| Ц | $V_I = V_{CC}$ or GND | 5.5 V | | | ±0.1 | | ±1 | | ±1 | μΑ |
| Icc | $V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$ | 5.5 V | | | 4 | | 80 | | 40 | μΑ |
| Ci | $V_I = V_{CC}$ or GND | 5 V | | 3.5 | | | | | | pF |

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



SCAS450 - MARCH 1987 - REVISED APRIL 1993

timing requirements, V_CC = 3.3 V \pm 0.3 V (see Figure 1)

| | | | T _A = 2 | T _A = 25°C | | T _A = 25°C 54AC1110 | | 54AC11109 74AC11109 | | UNIT |
|---------------------------------------|-------------------------------|---------------------|--------------------|-----------------------|-----|--------------------------------|-----|---------------------|------|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | UNIT | |
| f _{clock} | Clock frequency | | 0 | 70 | 0 | 70 | 0 | 70 | MHz | |
| | t _w Pulse duration | PRE or CLR low | 5 | | 5 | | 5 | | | |
| ١w | | CLK low or CLK high | 7.2 | | 7.2 | | 7.2 | | ns | |
| | Setup time before CLK↑ | Data high or low | 5.5 | | 5.5 | | 5.5 | | | |
| t _{SU} Setup time before CLK | | PRE or CLR inactive | 2.5 | | 2.5 | | 2.5 | | ns | |
| t _h | Hold time after CLK↑ | | 0 | | 0 | | 0 | | ns | |

timing requirements, V_CC = 5 V \pm 0.5 V (see Figure 1)

| | | | T _A = | T _A = 25°C | | T _A = 25°C | | T _A = 25°C 54AC11109 | | 74AC11109 | | UNIT |
|-----------------|-------------------------------|---------------------|------------------|-----------------------|-----|-----------------------|-----|---------------------------------|------|-----------|--|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | UNIT | | | |
| fclock | Clock frequency | | 0 | 100 | 0 | 100 | 0 | 100 | MHz | | | |
| | Pulse duration | PRE or CLR low | 4 | | 4 | | 4 | | | | | |
| ١w | t _w Pulse duration | CLK low or CLK high | 5 | | 5 | | 5 | | ns | | | |
| | Setup time, before CLK↑ | Data high or low | 4.5 | | 4.5 | | 2.5 | | | | | |
| t _{su} | Setup time, before CEK | PRE or CLR inactive | 2 | | 2 | | 2 | | ns | | | |
| th | Hold time, after CLK↑ | | 0 | | 0 | | 0 | | ns | | | |

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | то | Т | _A = 25°C | | 54AC1 | 1109 | 74AC1 | 11109 | UNIT |
|------------------|------------|----------|-----|---------------------|------|-------|------|-------|-------|------|
| PARAMETER | (INPUT) | (OUTPUT) | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| f _{max} | | | 70 | 100 | | 70 | | 70 | | MHz |
| ^t PLH | PRE or CLR | 0 | 1.5 | 6.5 | 9 | 1.5 | 10.5 | 1.5 | 9.9 | ns |
| ^t PHL | PRE or CLR | Q or Q | 1.5 | 8 | 12.6 | 1.5 | 14.4 | 1.5 | 13.7 | 115 |
| ^t PLH | CLK | Q or Q | 1.5 | 8 | 11.4 | 1.5 | 13.5 | 1.5 | 12.7 | 20 |
| ^t PHL | CLK | QUQ | 1.5 | 7.5 | 10.5 | 1.5 | 12.7 | 1.5 | 11.8 | ns |

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | то | Т | ς = 25°C | ; | 54AC1 | 1109 | 74AC1 | 11109 | UNIT |
|------------------|------------|----------|-----|----------|-----|-------|------|-------|-------|------|
| FARAIMETER | (INPUT) | (OUTPUT) | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| fmax | | | 100 | 125 | | 100 | | 100 | | MHz |
| ^t PLH | | 0 | 1.5 | 4.5 | 6.5 | 1.5 | 7.6 | 1.5 | 7.1 | |
| ^t PHL | PRE or CLR | Q or Q | 1.5 | 5 | 8.6 | 1.5 | 10.2 | 1.5 | 9.6 | ns |
| ^t PLH | CLK | Q or Q | 1.5 | 5.5 | 7.9 | 1.5 | 9.4 | 1.5 | 8.8 | ns |
| ^t PHL | OLK | QUIQ | 1.5 | 5 | 7.3 | 1.5 | 8.6 | 1.5 | 8.1 | 115 |

operating characteristics, V_{CC} = 5 V, T_A = 25°C

| PARAMETER | | TEST CONDITIONS | TYP | UNIT |
|-------------------------|---------------------------------|--|-----|------|
| C _{pd} Power d | issipation capacitance per gate | $C_L = 50 \text{ pF}, \text{ f} = 1 \text{ MHz}$ | 32 | pF |



SCAS450 - MARCH 1987 - REVISED APRIL 1993



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.

C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated