SN54ACT16651, 74ACT16651 16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS449A - FEBRUARY 1993 - REVISED APRIL 1996


- Members of the Texas Instruments
 Widebus™ Family
- Inputs Are TTL-Voltage Compatible
- Inverting Data Paths
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V_{CC} and GND Pin Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Packaged in Plastic 300-mil Shrink
 Small-Outline (DL) Packages and 380-mil
 Fine-Pitch Ceramic Flat (WD) Packages
 Using 25-mil Center-to-Center Pin Spacings

description

The SN54ACT16651 and 74ACT16651 are 16-bit bus transceivers that consist of D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. These devices can be used as two 8-bit transceivers or one 16-bit transceiver.

Complementary output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN54ACT16651 and 74ACT16651.

SN54ACT16651 . . . WD PACKAGE 74ACT16651 . . . DL PACKAGE (TOP VIEW)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



SN54ACT16651, 74ACT16651 **16-BIT TRANSCEIVERS AND REGISTERS** WITH 3-STATE OUTPUTS

SCAS449A - FEBRUARY 1993 - REVISED APRIL 1996

description (continued)

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

The 74ACT16651 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ACT16651 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT16651 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE

		INP	UTS			DATA	A 1/0†	OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1–A8	B1-B8	OPERATION OR FUNCTION
L	Н	L	L	Х	Х	Input	Input	Isolation
L	Н	1	1	Χ	Χ	Input	Input	Store A and B data
Х	Н	1	L	Х	Х	Input	Unspecified [‡]	Store A, hold B
Н	Н	1	\uparrow	χ‡	Χ	Input	Output	Store A in both registers
L	Х	L	↑	Х	Χ	Unspecified [‡]	Input	Hold A, store B
L	L	\uparrow	\uparrow	X	X‡	Output	Input	Store B in both registers
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Χ	L	X	Н	Output	Input	Stored \overline{B} data to A bus
Н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
Н	Н	L	Χ	Н	Χ	Input	Output	Stored \overline{A} data to B bus
Н	L	L	L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

[†] The data-output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

Select control = H; clocks must be staggered to load both registers.



^{\$\}frac{1}{2} \text{ Select control} = \text{L}; \text{ clocks can occur simultaneously.}

SCAS449A - FEBRUARY 1993 - REVISED APRIL 1996





Figure 1. Bus-Management Functions




logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



To Seven Other Channels



SN54ACT16651, 74ACT16651 16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS449A - FEBRUARY 1993 - REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	\dots –0.5 V to 7 V
Input voltage range, V _I (see Note 1)0	$.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1)0	$.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{ K }$ ($V_{ }$ < 0 or $V_{ }$ > V_{CC})	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±400 mA
Maximum package power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	1.4 W
Storage temperature range, T _{stq}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

		SN54ACT16651			74	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		ξh	2			V
VIL	Low-level input voltage		FL	0.8			0.8	V
٧ _I	Input voltage	0	D'A	VCC	0		VCC	V
۷o	Output voltage	0	, ,	VCC	0		VCC	V
ЮН	High-level output current		γ_Q	-24			-24	mA
loL	Low-level output current	W.	,	24			24	mA
Δt/Δν	Input transition rise or fall rate	0		10	0		10	ns/V
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

SCAS449A - FEBRUARY 1993 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V	T,	4 = 25°C	;	SN54AC	T16651	74ACT16651		UNIT	
L PA	RAWETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONII	
Voн		Jour 50 11 A	4.5 V	4.4			4.4		4.4			
		I _{OH} = -50 μA	5.5 V	5.4			5.4		5.4			
		I _{OH} = -24 mA	4.5 V	3.94			3.7		3.8		V	
		10H = -24 IIIA	5.5 V	4.94			4.7		4.8		V	
		$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85					
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85			
		I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V	
		IOL = 30 μA	5.5 V			0.1		0.1		0.1		
\/o.		lo 24 mA	4.5 V			0.36	. <	0.5		0.44		
VOL		I _{OL} = 24 mA	5.5 V			0.36	(5)	0.5		0.44		
		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V				700	1.65	5		1	
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V) Yo			1.65		
IĮ	Control inputs	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	μΑ	
loz‡	A or B ports	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±10		±5	μΑ	
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		160		80	μΑ	
Δl _{CC} §		One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			0.9		1		1	mA	
Ci	Control inputs	V _I = V _{CC} or GND	5 V		4						pF	
C _{io}	A or B ports	$V_O = V_{CC}$ or GND	5 V		12	•				·	pF	

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 2)

		T _A = 25°C		SN54ACT16651		74ACT16651		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency	0	90	0	90	0	90	MHz
t _W	Pulse duration, CLKAB or CLKBA high or low	5.5		5.5	J. W	5.5		ns
t _{su}	Setup time, A before CLKAB↑ or B before CLKBA↑	5.3		5.3	7/1	5.3		ns
t _h	Hold time, A after CLKAB↑ or B after CLKBA↑	1		21		1		ns

[‡] For I/O ports, the parameter IOZ includes the input leakage current.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

SN54ACT16651, 74ACT16651 **16-BIT TRANSCEIVERS AND REGISTERS** WITH 3-STATE OUTPUTS SCAS449A – FEBRUARY 1993 – REVISED APRIL 1996


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 2)

DADAMETED	FROM	TO (OUTPUT)	T,	4 = 25°C	;	SN54AC1	Г16651	74ACT	UNIT	
PARAMETER	(INPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	OINI
f _{max}			90			90		90		MHz
t _{PLH}	A or B	B or A	3	6.6	10	3	12.2	3	11.3	ns
^t PHL	A or B	BOIA	4.6	8	10.6	4.6	12.7	4.6	11.9	110
t _{PLH}	CLKBA or CLKAB	A or B	5.4	9.1	12	5.4	14.8	5.4	13.7	ns
tPHL		AUIB	5.4	9.1	12	5.4	14.6	5.4	13.6	115
tpLH	SBA or SAB (with A or B high)	A or B	4.6	7.9	10.5	4.6	13.1	4.6	12.1	ns
tpHL			5.4	10.9	15.5	5.4	19.6	5.4	17.8	115
tpLH	SBA or SAB	A or B	5	10.4	14.9	5 0	19.2	5	17.3	ns
tPHL	(with A or B low)		4.9	8.6	11.9	4.9	13.7	4.9	12.7	115
^t PZH	OEBA	Α	3.2	7.2	10.8	3.2	13.6	3.2	12.3	ns
tpzL	OEBA		3.8	8	12.2	3.8	15.3	3.8	13.9	110
t _{PHZ}	OFD4	А	5.1	7.8	9.8	5.1	11.3	5.1	10.6	ns
tpLZ	OEBA	A	4.9	7.7	9.9	4.9	11.4	4.9	10.8	115
^t PZH	OEAR	OEAB B	4.9	8	10.5	4.9	12.9	4.9	11.9	ns
^t PZL	1 OEAB		5.4	8.8	11.8	5.4	14.7	5.4	13.5	115
t _{PHZ}	OEAB	В	4.3	7.5	10.7	4.3	12	4.3	11.4	ns
t _{PLZ}	OLAB	ט	4.5	7.6	10.8	4.5	12.3	4.5	11.6	110

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CO	TYP	UNIT		
C _{pd}	Dower discipation canacitance per transcriver	Outputs enabled	C 50 pE	f = 1 MHz	62	pF
	Power dissipation capacitance per transceiver	Outputs disabled	$C_L = 50 pF$,	I = I IVIIIZ	14	рг

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f = 3 \ ns$, $t_f = 3 \ ns$.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated