
SCAS448A - MAY 1987 - REVISED APRIL 1996

- Flow-Through Architecture Optimizes
 PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, and Standard Plastic 300-mil DIPs (NT)

description

This octal buffer/line driver is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. This device provides inverting outputs and symmetrical active-low output-enable (\overline{OE}) inputs. This device features high fan-out and improved fan-in.

DB, DW, OR NT PACKAGE (TOP VIEW)




The 74AC11240 is organized as two 4-bit buffers/line drivers with separate \overline{OE} inputs. When \overline{OE} is low, the device passes inverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.


The 74AC11240 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each buffer)

INP	JTS	OUTPUT
Œ	Α	Υ
L	Н	L
L	L	Н
Н	Χ	Z

logic symbol†





† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated.

TEXAS INSTRUMENTS

SCAS448A - MAY 1987 - REVISED APRIL 1996

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	–0.5 V to 6 V
Input voltage range, V _I (see Note 1)	
Output voltage range, VO (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±200 mA
Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 2): DB package	0.65 W
DW package	1.7 W
NT package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



^{2.} The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero.

recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		3	5	5.5	V
	High-level input voltage	V _{CC} = 3 V	2.1			
٧ _{IH}		$V_{CC} = 4.5 \text{ V}$	3.15			V
		$V_{CC} = 5.5 \text{ V}$	3.85			
		V _{CC} = 3 V			0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 \text{ V}$			1.35	V
		V _{CC} = 5.5 V			1.65	
٧ı	Input voltage		0		VCC	V
٧o	Output voltage		0		Vcc	V
	High-level output current	V _{CC} = 3 V			-4	
ЮН		V _{CC} = 4.5 V			-24	mA
		V _{CC} = 5.5 V			-24	
		V _{CC} = 3 V			12	
lOL	Low-level output current $ V_{CC} = 4.5 \text{ V} $ $ V_{CC} = 5.5 \text{ V} $			24	mA	
		V _{CC} = 5.5 V			24	
44/4	land the political visit of the land	ŌĒ	0		5	0/
Δt/Δv	Input transition rise or fall rate Data	Data	0		10	ns/V
T _A	Operating free-air temperature		-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T _A = 25°C			MIN	MAV	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	IVIIIN	MAX	UNII
		3 V	2.9			2.9		
	$I_{OH} = -50 \mu A$	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
Voн	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V
		4.5 V	3.94			3.8		
	I _{OH} = -24 mA	5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	I _{OL} = 50 μA	3 V			0.1		0.1	
		4.5 V			0.1		0.1	
		5.5 V			0.1		0.1	
V_{OL}	I _{OL} = 12 mA	3 V			0.36		0.44	V
	Jan. 04 mA	4.5 V			0.36		0.44	
	I _{OL} = 24 mA	5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±5	μΑ
lį	V _I = V _{CC} or GND	5.5 V			±0.1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ
Ci	V _I = V _{CC} or GND	5 V		4				pF
co	V _O = V _{CC} or GND	5 V		10				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



74AC11240 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

SCAS448A - MAY 1987 - REVISED APRIL 1996

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T _A = 25°C			MIN	MAX	UNIT
FARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	IVIAA	UNIT
^t PLH	Α	V	1.5	7.6	10.5	1.5	11.7	ne
^t PHL	K	'	1.5	6.3	8.6	1.5	9.5	ns
^t PZH	ŌĒ	V	1.5	8.2	11.6	1.5	12.7	20
^t PZL		ī	1.5	7.6	10.8	1.5	12	ns
^t PHZ		V	1.5	5.5	7.5	1.5	7.8	nc
^t PLZ	ŌĒ	ſ	1.5	6.7	9.4	1.5	9.8	ns


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	ТО	T _A = 25°C			MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	IVIAA	UNIT
^t PLH	А	V	1.5	5.4	7.5	1.5	8.4	ne
^t PHL	A	Ť	1.5	4.6	6.6	1.5	7.2	ns
^t PZH	ŌĒ	V	1.5	5.7	8.2	1.5	9.2	20
t _{PZL}	ÜE	-	1.5	5.3	7.7	1.5	8.7	ns
^t PHZ	ŌĒ	V	1.5	4.7	6.3	1.5	6.6	ns
^t PLZ	ÜE .	-	1.5	5.2	7.3	1.5	7.7	115

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER		TEST CON	TYP	UNIT		
	C _{pd} Power dissipation capacitance per buffer	Down discination conscitones now buffer	Outputs enabled	C _L = 50 pF,	4 4 8411-	39	~F
Ι'		Power dissipation capacitance per buller	Outputs disabled		f = 1 MHz	12	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated