SCAS441C - FEBUARY 1994 - REVISED NOVEMBER 1995

 Low Output Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation 		PACKAGE VIEW)
Applications		
 Operates at 3.3-V V_{CC} 		23 Y1
LVTTL-Compatible Inputs and Outputs	V _{CC} [] 3	22 V _{CC}
Supports Mixed-Mode Signal Operation	Y9 🛛 4	21 🛛 Y2
(5-V Input and Output Voltages With 3.3-V	OE [5	20 🛛 GND
V _{CC})	A [6	19 🛛 Y3
Distributes One Clock Input to Ten Outputs	P0 []7	18 🛛 Y4
 Distributed V_{CC} and Ground Pins Reduce 	P1 🛛 8	17 GND
Switching Noise	Y8 🛛 9	16 Y5
• High-Drive Outputs (–32-mA I _{OH} ,		¹⁵ V _{CC}
32-mA I _{OI})	Y7 🛛 11	14 🛛 Y6
U	GND 🛛 12	13 GND
● State-of-the-Art <i>EPIC-</i> II <i>B</i> [™] BiCMOS Design		
Significantly Reduces Power Dissipation		

- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages

description

The CDC351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable (OE) input disables the outputs to a high-impedance state. The CDC351 operates at nominal 3.3-V V_{CC}.

The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND.

The CDC351 is characterized for operation from 0°C to 70°C.

INP	UTS	OUTPUTS		
Α	OE	Yn		
L	Н	Z		
н	Н	Z		
L	L	L		
Н	L	Н		

FUNCTION TABLE

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated


CDC351 1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS441C - FEBUARY 1994 - REVISED NOVEMBER 1995

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCAS441C - FEBUARY 1994 - REVISED NOVEMBER 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high state or power-off state,	
V _O (see Note 1)	0.5 V to 3.6 V
Current into any output in the low state, I _O	64 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _I < 0)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DB package	0.65 W
DW package	1.7 W
Storage temperature range, T _{stg}	–65 to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	3	3.6	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	5.5	V
ЮН	High-level output current		-32	mA
IOL	Low-level output current		32	mA
fclock	Input clock frequency		100	MHz
Т _А	Operating free-air temperature	0	70	°C
		-	-	,

NOTE 3: Unused pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITION	ONS	MIN	ΤΥΡ ΜΑΧ	UNIT	
VIK	$V_{CC} = 3 V,$	l _l = -18 mA			-1.2	V	
VOH	$V_{CC} = 3 V,$	I _{OH} = – 32 mA		2		V	
VOL	$V_{CC} = 3 V,$	I _{OL} = 32 mA			0.5	V	
lj	V _{CC} = 3.6 V,	$V_I = V_{CC}$ or GND)		±1	μA	
IO‡	V _{CC} = 3.6 V,	V _O = 2.5 V		-15	-150	mA	
I _{OZ}	V _{CC} = 3.6 V,	$V_{O} = 3 V \text{ or } 0$			±10	μA	
		I _O = 0,	Outputs high		0.3	3	
ICC	$V_{CC} = 3.6 V,$ $V_{I} = V_{CC} \text{ or GND}$		Outputs low		25	mA	
			Outputs disabled		0.3		
Ci	$V_I = V_{CC} \text{ or } GND,$	V _{CC} = 3.3 V,	f = 10 MHz		4	pF	
Co	$V_{O} = V_{CC} \text{ or } GND,$	V _{CC} = 3.3 V,	f = 10 MHz		6	pF	

[‡]Not more than one output should be tested at a time, and the duration of the test should not exceed one second.



SCAS441C - FEBUARY 1994 - REVISED NOVEMBER 1995

switching characteristics, C_L = 50 pF (see Figures 1 and 2)

PARAMETER	FROM	FROM TO (INPUT) (OUTPUT)	V _{CC} = 3.3 V, T _A = 25°C		V _{CC} = 3 V to 3.6 V, T _A = 0°C to 70°C		UNIT	
	(INFOT)		MIN	TYP	MAX	MIN	MAX	
^t PLH	А	Y	3.2	3.7	4.2			ns
^t PHL	A	Ι	3	3.5	4			115
^t PZH	ŌĒ	Y	1.8	3.8	5.5	1.3	5.9	ns
^t PZL		Ι	1.8	3.8	5.5	1.3	5.9	115
^t PHZ	ŌĒ	Y	1.8	3.9	5.9	1.7	6.3	ns
^t PLZ		Ι	1.8	4.2	5.9	1.7	6.4	115
^t sk(o)	A	Y		0.3	0.5		0.5	ns
^t sk(p)	A	Y		0.2	0.8		0.8	ns
^t sk(pr)	А	Y			1		1	ns
tr	A	Y					1.5	ns
t _f	A	Y					1.5	ns


switching characteristics temperature and V_{CC} coefficients over recommended operating free-air temperature and V_{CC} range (see Note 4)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT
∝t _{PLH} (T)	Average temperature coefficient of low to high propagation delay	А	Υ	65†	ps/10°C
∝t _{PHL} (T)	Average temperature coefficient of high to low propagation delay	А	Y	45†	ps/10°C
∝t _{PLH} (V _{CC})	Average V_{CC} coefficient of low to high propagation delay	А	Y	-140‡	ps/ 100 mV
∝t _{PHL} (V _{CC})	Average V_{CC} coefficient of high to low propagation delay	А	Y	-120‡	ps/ 100 mV

 $\label{eq:constraint} \begin{array}{l} & t_{\text{CC}} \\ \uparrow \sim t_{\text{PLH}}(T) \text{ and } \sim t_{\text{PHL}}(T) \text{ are virtually independent of } V_{\text{CC}}. \\ & \downarrow \sim t_{\text{PLH}}(V_{\text{CC}}) \text{ and } \sim t_{\text{PHL}}(V_{\text{CC}}) \text{ are virtually independent of temperature.} \\ & \text{NOTE 4: These data were extracted from characterization material and are not tested at the factory.} \end{array}$



CDC351 1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS441C – FEBUARY 1994 – REVISED NOVEMBER 1995




PARAMETER MEASUREMENT INFORMATION

- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns. t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



SCAS441C - FEBUARY 1994 - REVISED NOVEMBER 1995



PARAMETER MEASUREMENT INFORMATION

- NOTES: A. Output skew, $t_{Sk(0)}$, is calculated as the greater of: The difference between the fastest and slowest of t_{PLHn} (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10)
 - The difference between the fastest and slowest of t_{PHLn} (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10)
 - B. Pulse skew, $t_{sk(p)}$, is calculated as the greater of | $t_{PLHn} t_{PHLn}$ | (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10).

 - C. Process skew, t_{sk(pr)}, is calculated as the greater of:
 The difference between the fastest and slowest of t_{PLHn} (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10) across multiple devices under identical operating conditions
 - The difference between the fastest and slowest of tPHLn (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10) across multiple devices under identical operating conditions

Figure 2. Waveforms for Calculation of t_{sk(o)}, t_{sk(p)}, t_{sk(pr)}



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated